



# Optimization of Resistance Load in 4T-Static Random-Access Memory Cell Based on Silicon Nanowire Transistor

**Author:** Hashim, Yasir

**Source:** Journal of Nanoscience and Nanotechnology, Volume 18, Number 2, February 2018, pp. 1199-1201(3)

**Publisher:** American Scientific Publishers

**DOI:** <https://doi.org/10.1166/jnn.2018.13956>

[< previous article](#)

[view table of contents](#)

[next article >](#)

[♥ ADD TO FAVOURITES](#)

...

**Abstract**

📖

References

📄

Citations

📁

Supplementary Data

📊

Data/Media

📈

Metrics

This study explores optimization of resistance load (*R*-Load) of four silicon nanowire transistor (SiNWT)-based static random-access memory (SRAM) cell. Noise margins and inflection voltage of butterfly characteristics with static power consumption of SRAM cell are used as limiting factors in this optimization. Range of *R*-Load used in this study was 20–1000 K $\Omega$  with  $V_{dd} = 1$  V. Results indicate that optimization depends critically on resistance load value. The optimized range of *R*-Load is 100–200 K $\Omega$ .

**Keywords:** 4T-SRAM; CMOS; Digital Inverter; Nanowire; R-Load; SiNWT

**Document Type:** Research Article

**Affiliations:** Faculty of Engineering Technology, University Malaysia Pahang (UMP), Lebuhraya Tun Razak, 26300, Pahang, Malaysia

Publication date: February 1, 2018