DEVELOPMENT OF MICROHYDRO GENERATOR SYSTEM

AHMAD ZUBAIDI BIN ABDUL AZIZ @ MD RANI

UNIVERSITI MALAYSIA PAHANG

UNIVERSITI MALAYSIA PAHANG

| BORAN | G PENGESAHA | N STATUS TESIS* |
|---|--|--|
| judul: <u>DEVELOPN</u> | | HYDRO GENERATOR |
| | SESI PENCA HAN | |
| | SESI PENGAJIAN: | |
| Saya <u>AHMAD ZUB</u> | AIDI BIN ABDUL AZI (HURUF BESA | Z @ MD RANI (870210-11-5607) AR) |
| mengaku membenarkan te Perpustakaan dengan syar | | na / Doktor Falsafah)* ini disimpan di ti berikut: |
| 2. Perpustakaan dibenar | | aang (UMP). cuk tujuan pengajian sahaja. is ini sebagai bahan pertukaran antara institusi |
| SULIT | atau kepenting | maklumat yang berdarjah keselamatan an Malaysia seperti yang termaktub A RAHSIA RASMI 1972) |
| | | maklumat TERHAD yang telah ditentukan i/badan di mana penyelidikan dijalankan) |
| √ TIDAK | TERHAD | Disahkan oleh: |
| (TANDATANGAN PENU | | (TANDATANGAN PENYELIA) |
| , , , , , , , , , , , , , , , , , , , | (13) | (TAUDATAIOAN LEVILLA) |
| Alamat Tetap: <u>1111 KAMPUNG PANT</u> 20400 KUALA TERENG TERENGGANU DARU | GGANU, | MOHD REDZUAN BIN AHMAD (Nama Penyelia) |
| Tarikh: <u>30 NOVEMBER</u> | 2010 | Tarikh: <u>30 NOVEMBER 2010</u> |
| ** Jika tesi berkuasi dikelask ◆ Tesis dit | a/organisasi berkenaan d an sebagai atau TERHA maksudkan sebagai tesis | AD, sila lampirkan surat daripada pihak engan menyatakan sekali tempoh tesis ini perlu D. bagi Ijazah doktor Falsafah dan Sarjana secara pengajian secara kerja kursus dan |

penyelidikan, atau Laporan Projek Sarjana Muda (PSM).

"I hereby acknowledge that the scope and quality of this thesis is qualified for the award of the Bachelor Degree of Electrical Engineering (Power System)"

| Signature | : |
|-----------|---------------------------------|
| Name | : <u>MOHD REDZUAN BIN AHMAD</u> |
| Date | : <u>30 NOVEMBER 2010</u> |

DEVELOPMENT OF MICROHYDRO GENERATOR SYSTEM

AHMAD ZUBAIDI BIN ABDUL AZIZ @ MD RANI

This thesis is submitted as partial fulfillment of the requirements for the award of the Bachelor of Electrical Engineering (Power System)

Faculty of Electrical & Electronics Engineering Universiti Malaysia Pahang

NOVEMBER, 2010

"All the trademark and copyrights use herein are property of their respective owner. References of information from other sources are quoted accordingly; otherwise the information presented in this report is solely work of the author."

| Signature | : |
|-----------|---|
| Author | : <u>AHMAD ZUBAIDI BIN ABDUL AZIZ @ MD RANI</u> |
| Date | : <u>30 NOVEMBER 2010</u> |

Specially dedicated to my beloved family To My beloved Mother and Dad And those people who have guided and inspired me throughout my journey of education

Thanks for everything...

ACKNOWLEDGEMENT

First and foremost, I am very grateful to the almighty ALLAH S.W.T for letting me to finish my Final Year Project.

Here, I wish to express my sincere appreciation to my supervisor, En. Mohd Redzuan bin Ahmad for encouragement, guidance, suggestions, critics, friendship and advices which gave inspiration in accomplishing my final year project.

Special thanks to Universiti Malaysia Pahang for supporting and providing equipment and information sources that assisted my studies and projects.

My sincere appreciation to the lecturer of Faculty of Electrical and Electronic Engineering who are put in effort to the lectures and always nurture and guide us with precious advices. Thank you for sharing those experiences.

Lastly, I wish my gratitude to my parents for their support, encouragement, understanding, sacrifice and love.

ABSTRACT

The chief sources of energy used for the generation of electrical energy are water, fuels and nuclear energy. Micro-Hydro Generator Systems (MHGS) converts potential energy of water into electricity. It is a clean source of energy. Hydro electric power plants generate from few kW to thousands of MW. It can be classified as Micro Hydro power system for the generating capacity less than 100kW. Micro hydro can provide alternative renewable energy sources especially in areas with small rivers or stream flowing. Other renewable energy source, such as solar and wind, can be used to produce electrical power. The choice of energy source depends on several factors, including availability, economic and energy and power requirements. Micro hydro power is almost always more cost-effective than any other form of renewable power. Micro hydro designates projects with power output of less than 500W. This project is also using a Programmable Interface Controller (PIC) and power electronic components in designing hardware. In the end of the project, the proposed micro hydro-generator work properly as designed and produce output power as high as 500W or more and can be used for lighting, bulk, and battery charge and electronics devices.

ABSTRAK

Sumber utama tenaga yang digunakan untuk penjanaan tenaga elektrik adalah air, bahan api dan tenaga nuklear. Sistem penjanaan kuasa mikro hidro adalah sistem menukar tenaga keupayaan air kepada tenaga elektrik. Ini merupakan sumber tenaga bersih. Tenaga penjanaan air elektrik menghasilkan dari beberapa kW ribuan kepada MW. Hal ini boleh diklasifikasikan sebagai sistem tenaga elektrik Mikro hidro untuk kapasiti menghasilkan kurang dari 100kW. Mikro hidro dapat menyediakan sumber tenaga alternatif terbaru terutama di daerah-daerah dengan air sungai kecil atau air sungai yang mengalir. Selain itu, sumber tenaga yang boleh diperbaharui ialah seperti solar dan angin, boleh digunakan untuk menghasilkan tenaga elektrik. Pemilihan sumber tenaga bergantung pada beberapa faktor, termasuk yang sedia ada, ekonomi dan tenaga dan keperluan kuasa. Kuasa Mikro hidro hampir selalu lebih jimat berbanding daripada bentuk lain dari tenaga yang boleh diperbaharui. Projek Mikro hidro ini direkabentuk supaya dapat menghasilkan kuasa lebih kurang dari 500W. Projek ini juga menggunakan komponen (PIC) pengawal mikro dan skematik elektronik dalam perancangan. Pada akhir projek, dicadangkan sistem penjana mikrohidro dapat bekerja dengan baik seperti yang dirancang dan menghasilkan kuasa keluaran setinggi 500W atau lebih dan boleh digunakan untuk pencahayaan, lampu rumah, dan pengecas bateri dan barangan elektronik.

TABLE OF CONTENTS

| CHAPTER | TITLE | PAGE |
|---------|---------------------------|------|
| | TITLE PAGE | i |
| | DECLARATION | ii |
| | DEDICATION | iii |
| | ACKNOWLEDGEMENT | iv |
| | ABSTRACT | V |
| | ABSTRAK | vi |
| | TABLE OF CONTENTS | vii |
| | LIST OF TABLES | Х |
| | LIST OF FIGURES | xi |
| | LIST OF ABBREVIATIONS | xii |
| | LIST OF APPENDICES | xiii |
| 1 | INTRODUCTION | 1 |
| | 1.1 Project Background | 1 |
| | 1.2 Problem Statements | 2 |
| | 1.3 Objectives of Project | 2 |
| | 1.4 Scope of Project | 3 |
| | 1.5 Literature Review | 3 |
| | 1.6 Thesis Outline | 4 |

MICROHYDRO GENERATOR SYSTEM

| (MI | HGS) | 6 |
|-----|---|----|
| 2.1 | Introduction | 6 |
| 2.2 | Operation of MHGS | 6 |
| | 2.2.1 Measuring Head | 7 |
| | 2.2.2 Measuring of Flow Rate | 7 |
| | 2.2.3 Measuring of Potential Power | 8 |
| 2.3 | Overview of Micro hydropower potential in | |
| | Malaysia | 8 |
| 2.4 | Advantages of MHGS | 10 |
| 2.5 | Disadvantages of MHGS | 10 |
| 2.6 | Summary | 11 |

3 DEVELOPMENT OF MICROHYDRO

| GE | GENERATOR SYSTEM (MHGS) | | |
|-----|---------------------------------------|----|--|
| 3.1 | Introduction | | |
| 3.2 | Hardware Development | 12 | |
| | 3.2.1 Mechanical System Design | 13 | |
| | 3.2.2 Electrical System Design | 16 | |
| 3.3 | System Components of MHGS | 17 | |
| | 3.3.1 Alternator | 17 | |
| | 3.3.2 Battery | 18 | |
| | 3.3.3 Charge Controller | 18 | |
| | 3.3.4 Inverter | 19 | |
| | 3.3.5 Ballast Load | 19 | |
| | 3.3.6 Turbine | 20 | |
| | 3.3.6.1 Impulse Turbine | 20 | |
| | 3.3.6.2 Reaction Turbine | 21 | |
| 3.4 | Software Implementation | 23 | |
| | 3.4.1 MicroCode Studio (PBP) Compiler | 23 | |
| | 3.4.2 UP00B PIC USB Programmer | 27 | |

| 3.4.2.1 Board Layout | 28 |
|---|----|
| 3.4.2.2 Installation (Software) | 29 |
| 3.4.2.3 Plugging the Microcontroller | 30 |
| 3.4.2.4 Program the PIC Microcontroller | 30 |
| 3.5 Summary | 35 |
| RESULTS AND DISCUSSIONS | 36 |
| 4.1 Introduction | 36 |
| 4.2 Alternator output | 37 |
| 4.3 Water Power Output | 40 |
| 4.4 Charge Controller Circuit | 41 |
| 4.5 Summary | 47 |
| CONCLUSION | 48 |
| 5.1 Conclusion | 48 |
| 5.2 Recommendation | 49 |
| 5.3 Costing and Commercialization | 49 |
| 5.3.1 Costing | 49 |
| 5.3.2 Commercialization | 51 |
| REFERENCES | 52 |

4

5

| | 52 |
|------------------|-------|
| Appendices A - E | 53-82 |

LIST OF TABLES

| TABLE NO. | TITLE | PAGE | |
|-----------|---|------|--|
| | | | |
| 3.1 | Function of Board Layout Identified | 28 | |
| 4.1 | Alternator speed without battery | 37 | |
| 4.2 | Alternator speed using battery | 38 | |
| 4.3 | Alternator output current | 39 | |
| 4.4 | Theoretical of Water Power Output in Watt | 40 | |
| 5.1 | The cost of components | 50 | |

LIST OF FIGURES

| FIGURE NO. | TITLE | PAGE | |
|------------|--|------|--|
| 2.3 | Map of Peninsular Malaysia | 9 | |
| 3.1 | Block Diagram of Microhydro Generator System | | |
| | (MHGS) | 13 | |
| 3.2 | Hardware System of MHGS | 14 | |
| 3.3 | Operation System of MHGS using AC Motor | 15 | |
| 3.4 | Circuit charge controller using PIC18F4550 | 16 | |
| 3.5 | Automotive Alternator | 17 | |
| 3.6 | Lead-acid batteries | 18 | |
| 3.7 | Inverter | 19 | |
| 3.8 | Waterwheel | 20 | |
| 3.9 | Comparisons of Impulse and Reaction Turbine | 22 | |
| 3.10 | CYTRON USB Programmer | 28 | |
| 3.11 | Board Layout USB Programmer UP00B | 29 | |
| 3.12 | Plug-in 40-pin Microcontroller | 30 | |
| 4.1 | Voltage Full at 12V using simulation | 41 | |
| 4.2 | Voltage Full at 13V and 100% using Power DC | | |
| | supply | 42 | |
| 4.3 | Voltage Low at 7V using simulation | 43 | |
| 4.4 | Voltage low at 12V and 60% | 44 | |
| 4.5 | Battery Charging at 4V using simulation | 45 | |
| 4.6 | Battery start charging at voltage 9V and 30% | 46 | |

LIST OF ABBREVIATIONS

| D,d | - | Diameter |
|-----|---|--|
| AC | - | Alternating Current |
| DC | - | Direct Current |
| А | - | Ampere |
| V | - | Volt |
| W | - | Watt |
| Pth | - | Theoretical water power output in W |
| Q | - | Usable flow rate in m ³ /s |
| Н | - | Gross head in m |
| G | - | Gravitational constant (9.8 m/s ²) |
| m | - | meter |
| mm | - | millimeter |
| sq | - | square |
| km | - | kilometer |
| VDC | - | Voltage Direct Current |
| ADC | - | Voltage Alternate Current |
| Hz | - | Hertz |

LIST OF APPENDICES

APPENDIXTITLEPAGE

| А | Charging System of Alternator | 53 |
|---|---|----|
| В | Micro Hydro Potential in West Malaysia | 61 |
| С | PIC18F4550 Microcontroller and Addressing | |
| | Modes | 64 |
| D | Programming of Charge Controller | 75 |
| E | Flow Chart | 81 |

ii

CHAPTER 1

INTRODUCTION

1.1 Project Background

Micro-Hydro Generator Systems (MHGS) convert the energy of moving water into electricity. Generator systems convert from mechanical to electrical energy. This project is to develop a Micro-Hydro generator system using battery based system to generate power. The battery based system that we will use is Lead-acid deep cycle batteries. This battery can be charge and discharge system. The prime mover of this project is water that means source of water pressure from a present water tank, pipes and to turn a turbine then the turbine spins an alternator and electricity is produces to charge the battery. Then an alternator converts the mechanical energy from the turbine into electrical energy. Many other components may be in a system, but it all begins with the energy already within the moving water. Other renewable energy source, such as solar and wind, can be used to produce electrical power. The choice of energy source depends on several factors, including availability, economic and energy and power requirements. Micro hydro power is almost always more cost-effective than any other form of renewable power. Micro hydro designates projects with power output of less than 100 kW. This project is also using a Programmable Interface Controller (PIC) and power electronic components in designing hardware. In the end of the project, the proposed micro hydro-generator will work properly as designed and will produce output power as high as 1kW or more and can be used for lighting, bulk, and battery charger and electronics devices.

1.2 Problem Statements

Hydro generator system in market is huge and high cost and no micro hydro generator in the market.

1.3 Objectives of Project

The objectives of this project are:

- i. To produce electricity using renewable source of energy.
- ii. To implement the use of Programmable Intelligent Circuit (PIC) and Power Electronics switch in designing hardware.
- iii. To provide clean, environmentally friendly electricity in rural communities.

1.4 Scope of project

The scope of this project is:

- i. To develop of Micro-Hydro Generator System using automotive alternator.
- ii. Using PIC 16F877 microcontroller as a control circuit.
- iii. Produce output power at least 500W

1.5 Literature Review

Micro hydro power was once the world's prominent source of mechanical power for manufacturing. Micro hydro is making a comeback for electricity generation in homes. This system of the Micro hydro can be divide by two is Battery base systems and AC- Direct System.[1].

The battery base system is power can be supplied by a micro hydro system in two ways. In a battery-based system, power is generated at a level equal to the average demand and stored in batteries. Batteries can supply power as needed at levels much higher than that generated and during times of low demand the excess can be stored. If enough energy is available from the water, an AC-direct system can generate power as alternating current (AC). This system typically requires a much higher power level than the battery-based system. The input voltage to the batteries in a battery-based system commonly ranges from 12 to 48 Volts DC. If the transmission distance is not great then 12 Volts is often high enough. A 24 Volt system is used if the power level or transmission distance is greater. If all of the loads are inverter-powered the battery voltage is independent of the inverter output voltage and voltages of 48 or 120 may be used to overcome long transmission distances. Although batteries and inverters can be specified for these voltages, it is common to convert the high voltage back down to 12 or 24 Volts (battery voltage) using transformers or solid state converters.[1]

Most battery-based systems use an automotive alternator. If selected carefully, and rewound when appropriate, the alternator can achieve very good performance. A rheostat can be installed in the field circuit to maximize the output. Rewound alternators can be used even in the 100–200 Volt range.[1]

Micro hydro power is best where water supply is continuously available. Where supply is seasonal it may still be cost effective to install micro hydro as a stand-alone system. This will depend on whether the cost of installing the system is offset by the savings made during the period when the creek is flowing. Another renewable system, or a generator, will be required when water is not available.[2]

1.6 Thesis Outline

This report contains 5 chapters which is every chapter have its own purpose. After viewing the entire chapter in this report, hopefully the viewer can understand the whole system design for this project.

Chapter 1 describe on the background of the project, problem statement, objectives, scope of the project and the literature review that referred to in the development of micro hydro generator system.

Chapter 2 is focused to the theory of the Micro Hydro Generator System (MHGS) where it described about operation of MHGS and measuring of head, flow and potential power. This chapter also include why we need to use MHGS.

Chapter 3 elaborated more on the method of micro hydro generator system. Besides it also describe the functions of each components used in the system and operation such as alternator, battery, charger controller, inverter and ballast load.

Chapter 4 present about result and discussion while in development process. The result of this project is also accompanied by the discussion for each problem statement.

Lastly in Chapter 5, in this chapter the conclusion has been made for the project from the whole aspect and there are also suggestions to improve the micro hydro generator system in the future, in case for the commercialization. **CHAPTER 2**

MICRO-HYDRO GENERATOR SYSTEM (MHGS)

2.1 Introduction

This chapter explains about a theory of Micro Hydro Generator System (MHGS) included operation of MHGS, measuring of head, flow rate and potential power produces so that the reader will get a clear idea how the MHGS is working. To achieve that first we need to study more about MHGS and doing more research about the MHGS operation. This chapter also includes overview of Micro Hydropower potential in Malaysia.

2.2 Operation of MHGS

A Micro Hydro Generator System (MHGS) convert the energy of moving water into electricity. Instead, a portion of a stream or river is temporarily diverted into a pipe system and to the micro-hydro turbine and generator. It is then returned to its source. Because of this these types of system have far less impact on the environment than large scale hydro schemes. Micro hydro generator systems use the force of running water to turn turbine blades, which spin a shaft connected to a generator. These systems are best suited to rural sites, and can be set up wherever water falls from a higher lever to a lower level, such as a waterfall, hillside, stream, or where a reservoir discharges into a river. The type of turbine required will depend on the 'head' (the vertical fall) and the flow rate of the water. There are two basic of turbines such as impulse and reaction. These turbines are more details explanation in Chapter 3.

2.2.1 Measuring of Head

Generally, the distance the water falls depends on the steepness of the terrain the water is moving across, or the height of a dam the water is stored behind. The farther the water falls, the more power it has. In fact, the power of falling water is 'directly proportional' to the distance it falls. In other words, water falling twice as far has twice as much as energy. It is important to note we are only talking about the vertical distance the water falls. The distance the water travels horizontally is consequential only in expense of the system and friction losses. Head is usually measured in 'feet'.

2.2.2 Measuring of Flow Rate

More water falling through the turbine will produce more power. The amount of water available depends on the volume of water at the source. Power is also 'directly proportional' to river flow, or flow volume. A river with twice the amount of flowing water as another river can produce twice as much energy. This is also effect of choice a size of pipelines. Flow volume is usually measured in 'gallons per minute', or 'GPM'.

2.2.3 Measuring of Potential Power

The amount of power available from a micro hydro generator system is directly related to the flow rate, head and the force of gravity. Once we have determined the usable flow rate (the amount of flow we can divert for power generation) and the available head for our particular site, we can calculate the amount of electrical power we can expect to generate. This is calculated using the following equation:

> Pth = Q x H x g Pth = Theoretical power output in kW Q = Usable flow rate in m3/s H = Gross head in m g = Gravitational constant (9.8 m/s2)

2.3 Overview of Micro Hydropower Potential in Malaysia

Malaysia comprises of two distinct region which are West Malaysia covering Peninsula Malaysia and East Malaysia covering North Borneo. In total, both regions cover land area of 330 000 sq. km in which 58% is lowland areas and 42% is highland areas []. The highland areas in Malaysia are created by numbers of well known ranges. In Peninsula Malaysia, the highland areas are created by ranges such as Titiwangsa, Tahan, Bintang, Kledang, and Pantai Timur. Barisan Titiwangsa range is the main range which is considered as the backbone of Peninsula. In Sarawak, the highland areas were created mainly by Tama Abu, Iran and Kapuas Hulu ranges. In Sabah the highland areas were created by Crocker, Maitland and Brassey. With average rainfall of 2540 mm in Peninsula, 2630 mm in Sabah and 3850 mm in Sarawak, Malaysia bless with abundant streams and rivers flowing from the highland areas created by these ranges []. Combinations of highland area with huge river networks promise Malaysia with a lot of micro hydropower potential. Figure 2.3 shows the map of Peninsular Malaysia.



Figure 2.3 Map of Peninsular Malaysia

2.4 Advantages of MHGS

The advantages of MHGS is efficient energy, meaning that it only takes a small amount of flow or a drop as low as two feet to generate electricity with micro hydro. Electricity can be delivered as far as a mile away to the location where it is being used. Secondly, reliable electricity source, meaning that hydro produce a continuous supply of electrical energy in comparison to other small-scale renewable technologies. Lastly, the advantage of MHGS is no reservoir required, meaning that the water passing through the generator is directed back into the stream with relatively little impact on the surrounding ecology.

2.5 Disadvantages of MHGS

The disadvantages of MHGS is suitable site characteristic required, meaning that factor to consider are distance from the power source to the location where energy is required, stream size and balance system component like inverter, batteries and controller. Second disadvantage is energy expansion not possible, meaning that the size and flow of small streams may restrict future site expansion as the power demand increases. Lastly, environmental impact, meaning that the ecological impact of small-scale hydro is minimal, however the low-level environment effect must be taken into consideration before construction begins.

2.5 Summary

From this Chapter 2, we can see that before we develop the Micro Hydro Generator System (MHGS), we must know to measure of head and flow rate. That is important to calculate output power of the system. Besides that, we also know for the long term, why we need to use MHGS this is because it can be more economical and also may be that we are interested in helping to protect the environment. In this chapter also explain about advantages and disadvantages of using MHGS.

CHAPTER 3

DEVELOPMENT OF MICRO HYDRO GENERATOR SYSTEM (MHGS)

3.1 Introduction

This chapter explains about how to develop of Micro Hydro Generator System with used battery based system. This chapter also will include project flow, flow chart, block diagram to develop Micro Hydro Generator system used battery based system. It also will cover about based component of MHGS, hardware and software implementation.

3.2 Hardware Development

This project

3.2.1 Mechanical System Design

3.2.2 Electrical System Design

3.3 Basic Components of MHGS

This project is using battery based system so basic components to develop of micro hydro generator system is turbine, alternator, battery, charger controller and inverter.

3.3.1 Alternator

Alternator which has a built in rectifier to convert the generated AC signal to a DC signal. The specified turbines which convert mechanical energy into electrical energy use an alternator that outputs a DC signal. The DC signal is then sent to the battery where, along with the batteries a monitor will be needed this way you can determine how much electricity the turbine is generating, the consumption of that energy and battery capacity. Based on figure 3.3




Figure 3.3 Automotive Alternator

3.3.2 Battery

Deep cycle batteries are best to use for any renewable energy system. Batteries Lead-acid deep cycle batteries are usually used in hydro system. Deep cycle batteries are designed to withstand repeated charge and discharge cycles. The amount of batteries you use in your Micro-Hydro system will depend on your needs. The input voltage to the batteries in a battery based system commonly ranges from 12 to 48 Volts DC View our battery section to see how to calculate your needs.

3.3.3 Charge Controller

A charge controller is connected with the battery operation to prevent overcharging of the batteries. In the event of a power outage excess electricity could be produced and the charge controller would absorb the excess energy to protect the batteries. Hydro systems with lead-acid batteries require protection from overcharge and over-discharge.

3.3.4 Inverter

A battery bank does not enable users to live with all the conveniences of modern living, as most appliances use high voltage AC (alternating current) while batteries can supply only DC (direct current). Inverters are used to convert DC to AC so that stored battery power may be used as needed by appliances and other loads. Modern inverters are available in virtually any wattage capacity, in recreational and commercial grades, in a variety of DC voltages, and with the220-240VAC, 50 Hz output for the rest of the world and 120VAC 60 Hz output for North American applications.

3.3.5 Ballast Load

A ballast load takes the excess energy produced that is no longer needed to keep the batteries charged, and diverts it to a waste load. Most of the time, we will find dump loads consisting of water heater elements or air heaters. A ballast load is a very important component to the system.

3.3.6 Turbines

Turbines are commonly used today to power micro generator system. The moving water strikes the turbine blades, much like a waterwheel, to spin a shaft. But turbines are more compact in relation to their energy output than waterwheels. There also have fewer gears and require less material for construction. Low head, low flow turbines may be difficult to find, and may have to be custom-made. There are two general types of turbines like impulse and reaction.

3.3.6.1 Impulse Turbine

Impulse turbines, which have the least complex design, are most commonly used for high-head micro hydro system. The most common types of impulse turbines include the Pelton wheel and the Turgo wheel. That mean, the Pelton wheel uses the concept of jet to create energy. Pelton wheel turbines are also available in various sizes and operate best under low-flow and high-head condition. Another impulse turbine is Turgo impulse wheel is an upgraded version of the Pelton. The size of Turgo is half the size of the Pelton. Turgo wheel moves twice as fast. It is also needs few or no gears and good reputation for trouble-free operation. The Turgo can operate under low flow condition but requires a medium or high head.

3.3.6.2 Reaction Turbine

Reaction turbines, which are highly efficient, depend on pressure rather than velocity to produce energy. All blades of the reaction turbine maintain constant contact with the water. These turbines are often used in large-scale hydropower sites. Because of their complexity and high cost, reaction turbines aren't usually used for micro hydropower projects. An exception is the propeller turbine, which comes in many different designs and works much like a boat's propeller. Propeller turbines have three to six usually fixed blades set at different angles aligned on the runner. The bulb, tubular, and Kaplan tubular are variations of the propeller turbine. The Kaplan turbine, which is a highly adaptable propeller system, can be used for micro hydro sites.

3.4 Software Implementation

3.4.1 MicroCode Studio (PBP) Compiler

3.4.2 UP00B PIC USB Programmer

3.4.3 Programming the PIC 16F877 Microcontroller

3.5 Summary

The concept and method development of MHGS have been described in this chapter. Flow chart is very important before start the project. All the components of this

project must check specification and test. In Chapter 4 present more detail about result and discussion.

CHAPTER 4

RESULT AND DISCUSSION

4.1 Introduction

This chapter explains about result and discussion for test automotive alternator with AC motor. This chapter also will discuss about data collection by using Tachometer for measure speed of motor and digital multimeter for measure voltage at alternator.




Figure 3: Testing Alternator using AC motor

4.2 Alternator Output

Based on Figure 3 (a), (b), (c), (d) alternator used is automotive alternator with specification speed is 1800 rpm, voltage is 14.0 VDC and current is 45A. The specification of AC motor is 1380 rpm and connected inverter to control their speed. We also used timing belt to joined alternator and AC motor.



Figure 3 (a) Figure 3 (c)






Figure 3 (b)

Figure 3 (d)



Figure 4: Inverter control speed



Figure 5: Tachometer measured speed motor (RPM)



Figure 6: Battery lead acid

| SPEED (RPM) | VOLTAGE DC (V) | |
|-------------|---------------------|--|
| 500 | 1.4 | |
| 1036 | 4.3 | |
| 1399 | 7.75 | |
| 1679 | 10.35 | |
| | 500 1036 1399 | |

Table 1: Data Collection

Based on the Table 1 is data collection using alternator and AC motor. We control the frequency of using inverter ADLEEPOWER. It is also control the speed AC motor. We also used Tachometer to measure speed of alternator and digital Multimeter to measure voltage at alternator. We see on the table, we know that when speed increase, voltage of alternator also increase. We can't get 14 V because we used AC Motor that speed RPM of AC motor is 1380 RPM. We refer the specification of Alternator to produce 14 V, the speed of alternator must 1800 RPM. So the speed of alternator is effect of Voltage. We also know that the voltage alternator must be higher than voltage of battery for charge the battery.

4.3 Charge Controller Circuit

4.5 **Project Results**

4.6 Summary

The preminalary result and discussion of data collection of alternator concept have been described in this chapter. The most important thing is to make sure that alternator can be function to charge the battery. The next Chapter is

CHAPTER 5

CONCLUSION

5.1 Introduction

As a conclusion, the system is not difficult to operate and maintain. This project is almost always more cost-effective than any other form of renewable power. The proposed Micro- Hydro Generator System (MHGS) will work properly as designed and will produce output power as high as 1kW or more and can be used for lighting, bulk, and battery charge and electronics devices. Another thing, the advantage of using Micro hydro system is to protect the environment and also non polluting energy source that has provided reliable power in the past and is one of the most promising renewable energy sources for the future. Lastly, for long term this project, in case for the commercialization especially in Malaysia.

5.2 Future Development

5.3 Costing and Commercialization

5.3.1 Costing

5.3.2 Commercialization

5.4 Conclusion

CHAPTER 1

INTRODUCTION

1.1 **Project Background**

Micro-Hydro Generator Systems (MHGS) convert the energy of moving water into electricity. Generator systems convert from mechanical to electrical energy. This project is to develop a Micro-Hydro generator system using battery based system to generate power. The battery based system that we will use is Lead-acid deep cycle batteries. This battery can be charge and discharge system. The prime mover of this project is water that means source of water pressure from a present water tank and pipes to turn a turbine then the turbine spins an alternator and electricity is produces to charge the battery. Then an alternator converts the mechanical energy from the turbine into electrical energy. Many other components may be in a system, but it all begins with the energy already within the moving water. Other renewable energy source, such as solar and wind, can be used to produce electrical power. The choice of energy source depends on several factors, including availability, economic and energy and power requirements. Micro hydro power is almost always more cost-effective than any other form of renewable power. Micro hydro designates projects with power output of less than 500W. This project is also using a Programmable Interface Controller (PIC) and power electronic components in designing hardware. In the end of the project, the proposed micro hydro-generator can work properly as designed and produce output power as high as 500W or more and can be used for lighting, bulk, and battery charger and electronics devices.

1.2 Problem Statements

Hydro generator system in market is huge and high cost and no micro hydro generator in the market. The problem also is less use of renewable energy source that convenient to supply for load. Difficulty to get data, meaning that lot of data have to be assumed because of there is no real site to survey, to make the calculations on site and to collect all the data needed and any more.

1.3 Objectives of Project

The objectives of this project are:

- i. To produce electricity using renewable source of energy.
- ii. To implement the use of Programmable Intelligent Circuit (PIC) and Power Electronics switch in designing hardware.
- iii. To provide clean, environmentally friendly electricity in rural communities.

1.4 Scope of project

The scope of this project is:

- i. To develop of Micro-Hydro Generator System using automotive alternator.
- ii. Using PIC 18F4550 microcontroller as a control circuit.
- iii. Produce output power at least 500W

1.5 Literature Review

Micro hydro power was once the world's prominent source of mechanical power for manufacturing. Micro hydro is making a comeback for electricity generation in homes. This system of the Micro hydro can be divide by two is Battery base systems and AC- Direct System [1].

The battery base system is power can be supplied by a micro hydro system in two ways. In a battery-based system, power is generated at a level equal to the average demand and stored in batteries. Batteries can supply power as needed at levels much higher than that generated and during times of low demand the excess can be stored. If enough energy is available from the water, an AC-direct system can generate power as alternating current (AC). This system typically requires a much higher power level than the battery-based system. The input voltage to the batteries in a battery-based system commonly ranges from 12 to 48 Volts DC. If the transmission distance is not great then 12 Volts is often high enough. A 24 Volt system is used if the power level or transmission distance is greater. If all of the loads are inverter-powered the battery voltage is independent of the inverter output voltage and voltages of 48 or 120 may be used to overcome long transmission distances. Although batteries and inverters can be specified for these voltages, it is common to convert the high voltage back down to 12 or 24 Volts (battery voltage) using transformers or solid state converters.[1]

Most battery-based systems use an automotive alternator. If selected carefully, and rewound when appropriate, the alternator can achieve very good performance. A rheostat can be installed in the field circuit to maximize the output. Rewound alternators can be used even in the 100–200 Volt range.[1]

Micro hydro power is best where water supply is continuously available. Where supply is seasonal it may still be cost effective to install micro hydro as a stand-alone system. This will depend on whether the cost of installing the system is offset by the savings made during the period when the creek is flowing. Another renewable system, or a generator, will be required when water is not available.[2]

1.6 Thesis Outline

This report contains 5 chapters which is every chapter have its own purpose. After viewing the entire chapter in this report, hopefully the viewer can understand the whole system design for this project.

Chapter 1 describe on the background of the project, problem statement, objectives, scope of the project and the literature review that referred to in the development of Microhydro Generator System (MHGS).

Chapter 2 is focused to the theory of the Microhydro Generator System (MHGS) where it described about operation of MHGS and measuring of head, flow and potential

power. In this chapter also include about theory overview of Micro hydropower potential in Malaysia. Lastly, this chapter also includes advantages and disadvantages of MHGS.

Chapter 3 elaborated more on the method of micro hydro generator system. Besides it also describe the hardware development that divide by two design which is mechanical system design and electrical system design. This chapter also include the functions of each components used in the system and operation such as alternator, battery, charger controller, inverter, load and turbine.

Chapter 4 presents the data and experimental about result and discussion while in development process. The results of this project are also accompanied by the discussion for each problems statement and reflect to the objective of this project.

Lastly in Chapter 5, in this chapter the conclusion has been made for the project from the whole aspect and there are also suggestions to improve the micro hydro generator system in the future, in case for the costing and commercialization. **CHAPTER 2**

MICRO-HYDRO GENERATOR SYSTEM (MHGS)

2.1 Introduction

This chapter explains about a theory of Micro Hydro Generator System (MHGS) included operation of MHGS, measuring of head, flow rate and potential power produces so that the reader will get a clear idea how the MHGS is working. To achieve that first we need to study more about MHGS and doing more research about the MHGS operation. This chapter also includes overview of Micro Hydropower potential in Malaysia.

2.2 **Operation of MHGS**

A Micro Hydro Generator System (MHGS) convert the energy of moving water into electricity. Instead, a portion of a stream or river is temporarily diverted into a pipe system and to the micro hydro turbine and generator. It is then returned to its source. Because of this these types of system have far less impact on the environment than large scale hydro schemes. Micro hydro generator systems use the force of running water to turn turbine blades, which spin a shaft connected to a generator. These systems are best suited to rural sites, and can be set up wherever water falls from a higher lever to a lower level, such as a waterfall, hillside, stream, or where a reservoir discharges into a river. The type of turbine required will depend on the 'head' (the vertical fall) and the flow rate of the water. There are two basic of turbines such as impulse and reaction. These turbines are more details explanation in Chapter 3.

2.2.1 Measuring of Head

Generally, the distance the water falls depends on the steepness of the terrain the water is moving across, or the height of a dam the water is stored behind. The farther the water falls, the more power it has. In fact, the power of falling water is 'directly proportional' to the distance it falls. In other words, water falling twice as far has twice as much as energy. It is important to note we are only talking about the vertical distance the water falls. The distance the water travels horizontally is consequential only in expense of the system and friction losses. Head is usually measured in 'feet'.

2.2.2 Measuring of Flow Rate

More water falling through the turbine will produce more power. The amount of water available depends on the volume of water at the source. Power is also 'directly proportional' to river flow, or flow volume. A river with twice the amount of flowing water as another river can produce twice as much energy. This is also effect of choice a size of pipelines. Flow volume is usually measured in 'gallons per minute', or 'GPM'.

2.2.3 Measuring of Potential Power

The amount of power available from a micro hydro generator system is directly related to the flow rate, head and the force of gravity. Once we have determined the usable flow rate (the amount of flow we can divert for power generation) and the available head for our particular site, we can calculate the amount of electrical power we can expect to generate. This is calculated using the following equation [2]:

Pth = Q x H x g Pth = Theoretical water power output in W Q = Usable flow rate in m^3/s H = Gross head in m g = Gravitational constant (9.8 m/s²)

2.3 Overview of Micro Hydropower Potential in Malaysia

Malaysia comprises of two distinct regions which are West Malaysia covering Peninsula Malaysia and East Malaysia covering North Borneo. In total, both regions cover land area of 330 000 sq. km in which 58% is lowland areas and 42% is highland areas [5]. The highland areas in Malaysia are created by numbers of well known ranges. In Peninsula Malaysia, the highland areas are created by ranges such as Titiwangsa, Tahan, Bintang, Kledang, and Pantai Timur. Barisan Titiwangsa range is the main range which is considered as the backbone of Peninsula. In Sarawak, the highland areas were created mainly by Tama Abu, Iran and Kapuas Hulu ranges. In Sabah the highland areas were created by Crocker, Maitland and Brassey. With average rainfall of 2540 mm in Peninsula, 2630 mm in Sabah and 3850 mm in Sarawak, Malaysia bless with abundant streams and rivers flowing from the highland areas created by these ranges [6]. Combinations of highland area with huge river networks promise Malaysia with a lot of micro hydropower potential. Figure 2.3 shows the map of Peninsular Malaysia.



Figure 2.3 Map of Peninsular Malaysia

2.4 Advantages of MHGS

The advantages of MHGS is efficient energy, meaning that it only takes a small amount of flow or a drop as low as two feet to generate electricity with micro hydro. Electricity can be delivered as far as a mile away to the location where it is being used. Secondly, reliable electricity source, meaning that hydro produce a continuous supply of electrical energy in comparison to other small-scale renewable technologies. Lastly, the advantage of MHGS is no reservoir required, meaning that the water passing through the generator is directed back into the stream with relatively little impact on the surrounding ecology.

2.5 Disadvantages of MHGS

The disadvantages of MHGS is suitable site characteristic required, meaning that factor to consider are distance from the power source to the location where energy is required, stream size and balance system component like inverter, batteries and controller. Second disadvantage is energy expansion not possible, meaning that the size and flow of small streams may restrict future site expansion as the power demand increases. Lastly, environmental impact, meaning that the ecological impact of small-scale hydro is minimal, however the low-level environment effect must be taken into consideration before construction begins.

2.5 Summary

From this Chapter 2, we can see that before we develop the Micro Hydro Generator System (MHGS), we must know to measure of head and flow rate include the pipes. That is important to calculate output power of the system. Besides that, we also know overview of micro hydropower potential in Malaysia that means suitable to install of micro hydropower depend on land area. In this chapter also explain about advantages and disadvantages of using MHGS.

CHAPTER 3

DEVELOPMENT OF MICROHYDRO GENERATOR SYSTEM (MHGS)

3.1 Introduction

This chapter explains about how to develop of Micro Hydro Generator System. This chapter also will include hardware development system which is this system can divide by two design to develop Microhydro Generator system used battery based system. It also will cover about basic component of MHGS such as alternator, battery, charge controller, power inverter, ballast load and turbine. The hardware and software implementation also include about MicroCode Studio (PBP) Compiler, UP00B PIC USB Programmer device.

3.2 Hardware Development

The main project development of Microhydro Generator System (MHGS) is hardware development. The hardware developments are included the mechanical system design and electrical system design.

3.2.1 Mechanical System Design

From this mechanical System design, Figure 3.1 shows that block diagram of Microhydro Generator System (MHGS). This system is included the prime mover as renewable source of energy is water. This project is used impeller turbine. The turbine and generator is connected to the battery. This project is used alternator that functions to charge the battery. The system charging of battery, voltage at generator must higher than voltage at battery. This project also used lead acid battery is rating voltage and current is 12V 45AH. The Lead-acid batteries require protection from overcharge and over-discharge. The charge controller in this project is operated that to prevent overcharging of the batteries. The ballast load in this system takes the excess energy produced that is no longer needed to keep the batteries charged, and diverts it to a waste load. This system also used power inverter that functions convert from DC to AC voltage.




Figure 3.1: Block Diagram of Microhydro Generator System (MHGS)

Figure 3.2 show that the hardware system of MHGS. The design is used impeller as a turbine. The gear is connected by shaft at impeller turbine to rotate the alternator using gear. In micro hydro system, water turns a wheel to rotate a turbine connected alternator using gearing concept and produce electricity. These projects want to more rotate and high speed to charge the battery. The concept of charging system, when the charging system's output is greater than that needed by the vehicle, it sends current into the battery to maintain the batter's state of charge.




Figure 3.2: Hardware System of MHGS

Figure 3.3 show that this operation system of MHGS using AC Motor. Before we installed at turbine, we must test using the AC Motor. Alternator is connected at the AC Motor to charge the battery. The power inverter is connected at lead-acid batteries to convert voltage from 12VDC to 220VAC. Power inverters are used to convert DC to AC so that stored battery power may be used as needed by appliances and other loads. The multi-meter at this figure is function to measure range of the voltage at lead-acid batteries. Voltage increase when speed of alternator is increase.




Figure 3.3: Operation System of MHGS using AC Motor

3.2.2 Electrical System Design

The second part of this project is electrical system design. Figure 3.4 show that the circuit charge controller. This project is used PIC 18F4550 as microcontroller. The components for whole this circuit is used such as LCD display, crystal, resistor, capacitor, transistor, LM7805, relay 5V, LED and DC motor 12V. The LCD is used to display rating voltage at the battery. The LED green, yellow and red as signal for this system. This circuit is operation base on voltage supply. When battery low, LCD can display Battery Charging and LED Red is shown.




Figure 3.4: Circuit charge controller using PIC18F4550

3.3 Basic Components of MHGS

This project is using battery based system so basic components to develop of Microhydro Generator System (MHGS) is turbine, alternator, battery, charger controller, ballast load, power inverter and turbine. This topic can explain more detail about the function for each component.

3.3.1 Alternator

An alternator differs from a dc motor in that it contains no permanent magnet. Figure 3.5 shows that alternator which has a built in rectifier to convert the generated AC signal to a DC signal. The specified turbines which convert mechanical energy into electrical energy use an alternator that outputs a DC signal. The DC signal is then sent to the battery where, along with the batteries a monitor will be needed this way you can determine how much electricity the turbine is generating, the consumption of that energy and battery capacity.



Figure 3.5: Automotive Alternator

3.3.2 Battery

Deep cycle batteries are best to use for any renewable energy system. Figure 3.6 show that, Batteries Lead-acid deep cycles are usually used in hydro system. Deep cycle batteries are designed to withstand repeated charge and discharge cycles. The amount of batteries in Micro-Hydro system will depend on our needs. The input voltage to the batteries in a battery based system commonly ranges from 12 to 48 Volts DC.



Figure 3.6: Lead-acid batteries

3.3.3 Charge Controller

A charge controller is connected with the battery operation to prevent overcharging of the batteries. In the event of a power outage excess electricity could be produced and the charge controller would absorb the excess energy to protect the batteries. Hydro systems with lead-acid batteries require protection from overcharge and over-discharge.

3.3.4 Inverter

A battery bank does not enable users to live with all the conveniences of modern living, as most appliances use high voltage AC (alternating current) while batteries can supply only DC (direct current). Figure 3.7 show that inverters are used to convert DC to AC so that stored battery power may be used as needed by appliances and other loads. This power inverter is 1000W capacity to the load. Modern inverters are available in virtually any wattage capacity, in recreational and commercial grades, in a variety of DC voltages, and with the220-240VAC, 50 Hz output for the rest of the world and 120VAC 60 Hz output for North American applications.



Figure 3.7: Inverter

3.3.5 Ballast Load

A ballast load takes the excess energy produced that is no longer needed to keep the batteries charged, and diverts it to a waste load. Most of the time, we will find dump loads consisting of water heater elements or air heaters. A ballast load is a very important component to the system.

3.3.6 Turbines

Turbines are commonly used today to power micro generator system. The moving water strikes the turbine blades, much like a waterwheel, to spin a shaft. But turbines are more compact in relation to their energy output than waterwheels. There also have fewer gears and require less material for construction. Low head, low flow turbines may be difficult to find, and may have to be custom-made [3]. There are two general types of turbines like impulse and reaction. Figure 3.8 show that the waterwheel is part of this system. This waterwheel has diameter 0.15m and 12 blades.



Figure 3.8: Waterwheel

3.3.6.1 Impulse Turbine

Impulse turbines, which have the least complex design, are most commonly used for high-head micro hydro system. The most common types of impulse turbines include the Pelton wheel and the Turgo wheel. That mean, the Pelton wheel uses the concept of jet to create energy. Pelton wheel turbines are also available in various sizes and operate best under low-flow and high-head condition. Another impulse turbine is Turgo impulse wheel is an upgraded version of the Pelton. The size of Turgo is half the size of the Pelton. Turgo wheel moves twice as fast. It is also needs few or no gears and good reputation for trouble-free operation. The Turgo can operate under low flow condition but requires a medium or high head.

3.3.6.2 Reaction Turbine

Reaction turbines, which are highly efficient, depend on pressure rather than velocity to produce energy. All blades of the reaction turbine maintain constant contact with the water. These turbines are often used in large-scale hydropower sites. Because of their complexity and high cost, reaction turbines aren't usually used for micro hydropower projects. An exception is the propeller turbine, which comes in many different designs and works much like a boat's propeller. Propeller turbines have three to six usually fixed blades set at different angles aligned on the runner. The bulb, tubular, and Kaplan tubular are variations of the propeller turbine. The Kaplan turbine, which is a highly adaptable propeller system, can be used for micro hydro sites [4].

Figure 3.9 show that, Impulse and reaction turbine are two most widely used methods of obtaining energy from water, there is another version which is a hybrid of two. Called a Crossflow turbine, it converts energy from both the kinetic energy of water flow and the pressure loss of the flow. It does this by performing the flow, at the entrance of the turbine, into a rectangular jet and forcing this jet onto the blades of the turbine. The orientation of the turbine axis is perpendicular to the flow, and the turbine itself is hollow. Therefore, after the flow has struck the blades of the turbine, it falls through the center axis and strikes the blade again on the bottom side of the turbine. This imparts a loss of pressure in the flow and thus imparts more energy into the turbine [2].




Figure 3.9: Comparisons of Impulse and Reaction Turbine

3.4 Software Implementation

This section will discuss about software which has been implemented in this project which are MicroCode Studio PicBasic Pro (PBP) Compiler for programming PIC18F4550, Proteus 7 Profesional for designing the circuit and simulation for the programming and also UP00B PIC USB Programmer for writing the programming language into the PIC18F4550

3.4.1 MicroCode Studio (PBP) Compiler

MicroCode Studio is a powerful, visual Integrated Development Environment (IDE) with In Circuit Debugging (ICD) capability designed specifically for microEngineering Labs PICBASICTM and PICBASIC PROTM compiler.

The main editor provides full syntax highlighting of your code with context sensitive keyword help and syntax hints. The code explorer allows you to automatically jump to include files, defines, constants, variables, aliases and modifiers, symbols and labels, which are contained within your source code. Full cut, copy, paste and undo is provided, together with search and replace features.

- Full syntax highlighting of your source code
- Quickly jump to include files, symbols, defines, variables and labels using the code explorer window
- Identify and correct compilation and assembler errors
- View serial output from your microcontroller
- Keyword based context sensitive help
- Support for MPASM

Below is the step to use the using MicroCode Studio software in charge controller and display LCD:


Step 1: Opening New File

The first step to use the Microcode Studio is open the new file to create the program.



Step 2: Selecting PIC Model

The second step is selecting the PIC model to use.



Step 3: ADC Coding

After open the new file and select the PIC model, the third step is write the ADC coding.

| 向 MicroCode Studio - PICBASIC PRO (Icd5V.pbp) | | | | |
|--|--|--|--|--|
| □ ▷ □ × □ □ □ ∨ ○ ↓ ♥ 20 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | | | | |
| File Edit View Project Help | | | | |
| 🏝 + 💫 + 16F877 🐁 🜭 🧏 🖓 + 🟹 + 🕥 🛈 🛈 🔘 Coms - 😬 💽 | | | | |
| Code Explorer 🔹 🔀 | lcd5v | | | |
| - 📄 Indudes | **** | | | |
| 🖻 🧰 Defines | '* Name : UNTITLED.BAS * | | | |
| D OSC | '* Author : [select VIEWEDITOR OPTIONS] * | | | |
| ··· D ADC_bits | '* Notice : Copyright (c) 2010 [select VIEWEDITOR OPTIONS] * | | | |
| D ADC_CLOCK | '* : All Rights Reserved * | | | |
| D ADC_SAMPLEUS | '* Date : 10/6/2010 * | | | |
| - 🗀 Constants | '* Version : 1.0 * | | | |
| - 📄 Variables | '* Notes : * | | | |
| Alias and Modifiers | ** | | | |
| - 📄 Symbols | *************** | | | |
| - 🛅 Labels | | | | |
| | DEFINE OSC 8 | | | |
| | DEFINE ADC_bits 8 | | | |
| | DEFINE ADC_CLOCK 3 ADC Coding | | | |
| | DEFINE ADC_SAMPLEUS 50 | | | |
| | | | | |
| | ADCON1 = 0 | | | |
| | ADCON0 = \$11000001 | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |

Step 4: Define Variable & LCD Display

The fourth step is before start the all program we must define variable and declare instruction LCD display

| (iii) MicroCode Studio - PICBASIC PRO (coding18f4550.pbp) | | | | |
|---|---|--|--|--|
| ○ ▷ ▷ □ ▷ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ | | | | |
| | | | | |
| File Edit View Project Help | | | | |
| 🏂 🛪 🎝 🛪 (18F4550 💼 🖏 🌭 🦄 😓 🎽 🛪 🏹 🛪 🚫 🔘 🕕 💿 💷 🚳 🗠 🕐 | | | | |
| Code Explorer 🔹 🔀 | coding18f4550 | | | |
| Includes | <pre>'* Notice : Copyright (c) 2010 [select VIEWEDITOR OPTIONS] *</pre> | | | |
| 🚊 🛅 Defines | '* : All Rights Reserved * | | | |
| LCD_DREG | '* Date : 10/17/2010 * | | | |
| - D LCD_DBIT | '* Version : 1.0 * | | | |
| — D LCD_RSREG | '* Notes : * | | | |
| - D LCD_RSBIT | 1* · · · · · · · · · · · · · · · · · · · | | | |
| - D LCD_EREG | *************************************** | | | |
| - D LCD_EBIT | DEFINE LCD_DREG PORTB ' Set LCD data port to PORTB | | | |
| D LCD_BITS | DEFINE LCD_DBIT 4 ' Set data starting bit to 4 | | | |
| D LCD_LINES | | | | |
| LCD_COMMANDUS | DEFINE LCD_RSREG PORTB' Set RS register port to PORTB | | | |
| LCD_DATAUS | DEFINE LCD_RSBIT 3 ' Set RS register bit to 3 | | | |
| - D OSC | | | | |
| D ADC_bits | DEFINE LCD_EREG PORTB 'Set E register port | | | |
| - D ADC_CLOCK | DEFINE LCD_EBIT 0 'Set E register bit to 0 | | | |
| ADC_SAMPLEUS | | | | |
| 🗄 🛅 Constants | DEFINE LCD_BITS 4 ' Set 4 bit operation | | | |
| conv1 | DEFINE LCD LINES 2 ' Set number of LCD rows | | | |
| conv2 | | | | |
| 🖃 🧰 Variables | DEFINE LCD_COMMANDUS 2000 Define LCD | | | |
| Res | DEFINE LCD_DATAUS 255 | | | |
| volts1 | | | | |

Step 6: Compile Program & Error Checking

| (m) MicroCode Studio - PICBASIC PRO (cc | dinq18f4550.pbp) | | | |
|---|--|----------|--|--|
| | | | | |
| File Edit View Project Help | | | | |
| | 3 🗞 🎭 🎼 • 🟹 • 🜔 🔘 🕕 💿 coms 🔹 🐏 🖄 | | | |
| | | | | |
| Code Explorer 🔹 🔀 | Coding 18f4550 | | | |
| 🛅 Includes | * Notice : Copyright (c) 2010 [select VIEWEDITOR OPTIO | NS] * | | |
| 🖃 🛅 Defines | '* : All Rights Reserved | * | | |
| D LCD_DREG | '* Date : 10/17/2010 | * | | |
| | '* Version : 1.0 | * | | |
| D LCD_RSREG | '* Notes : | * | | |
| D LCD_RSBIT | ** : | * | | |
| | MPASM v4.01 | **** | | |
| | EFINE LCD DREG PORTB ' Set LCD MPASM v4.01 | | | |
| LCD_BITS | DEFINE LCD DBIT 4 ' Set data sta Assembling | | | |
| LCD_LINES | CODING~1.ASM | | | |
| LCD_COMMANDUS | DEFINE LCD_RSREG PORTB' Set RS 1 | | | |
| D LCD_DATAUS | DEFINE LCD_RSBIT 3 ' Set RS reg: | | | |
| D OSC | Errors: | Compile | | |
| ··· D ADC_bits | DEFINE LCD_EREG PORTB 'Set E reg Warnings: | complie | | |
| D ADC_CLOCK | DEFINE LCD_EBIT 0 'Set E registe Reported: | Progress | | |
| D ADC_SAMPLEUS | Suppressed: | Flogless | | |
| 🖃 🚞 Constants | DEFINE LCD_BITS 4 ' Set 4 bit op Messages: | | | |
| C conv1 | DEFINE LCD_LINES 2 ' Set number Suppressed: | | | |
| conv2 | | | | |
| 🖃 🚞 Variables | DEFINE LCD_COMMANDUS 2000 | | | |
| ···· 💟 Res | DEFINE LCD_DATAUS 255 | Error | | |
| ···· 💟 volts1 | | | | |
| 💟 volts2 | DEFINE OSC 4 | Poport | | |
| V adval1 | DEFINE ADC_bits 8 | Report | | |
| 🛅 Alias and Modifiers | DEFINE ADC_CLOCK 3 | | | |
| 🛅 Symbols | DEFINE ADC_SAMPLEUS 50 | | | |

After all steps are done, the PIC is ready to write by using UP00B PIC USB Programmer.

3.4.2 UP00B PIC USB Programmer

UP00B is the enhanced version of UP00A. As PIC MCU is gaining its popularity in market for student and hobbyist, more low cost and user friendly programmer is needed. Previous USB PIC Programmer, UP00A is obsolete because it cannot support Windows Vista, fail to program many new PIC MCU, further the firmware is not upgradeable. Hence, UP00B is now introduced to you! It comes with two ZIP sockets to offer program loading to 8 pin, 18 pin, 28 pin and 40 pin PIC MCU (8 bit) by using Microchip PICKit2 software. It offers a low cost yet convenience USB PIC Programmer to user. Loading program to PIC MCU will be as easy as 1, 2, 3. It has been designed with capabilities and features as below:

- USB powered, no extra power needed to load program
- Two ZIF sockets (20 pins and 40 pins) to ease program loading process
- Support most 8pin, 18pin, 28pin and 40pin PDIP 8 bit PIC MCU
- Support windows XP and Vista
- Support Intel and AMD based system
- Support Laptop and desktop PC

Package Including:

- 1 USB Programmer UP00B
- 1 USB Cable (B type)
- 1 Software Installation and User's Manual CD Rom



Figure 3.10: CYTRON USB Programmer

3.4.2.1 Board Layout

| Table 3.1 | Function of Board Layout Identified |
|-----------|-------------------------------------|
|-----------|-------------------------------------|

| Label | Function |
|-------|--|
| A | ZIF Socket 20 pins |
| В | ZIF Socket 40 pins |
| С | Switch selector for PIC pins of ZIF Socket 20 pins |
| D | Busy LED |
| E | Power LED |
| F | Program Button |
| G | Connector for ICSP |




Figure 3.11: Board Layout USB Programmer UP00B

3.4.2.2 Installation (Software)

The programmer software for UP00B is Microchip PICkit 2 Programmer software. This is simple instructions, the following section will guide user to install this software.

- 1. Place UP00B CD in to computer or laptop CD drive.
- 2. Browse to folder "UP00B setup".
- 3. Double click "setup" to run the installation wizard.

3.4.2.3 Plugging the Microcontroller

40-pin Microcontroller

• Plug in the microcontroller at the ZIF Socket 40 pin (indicated on the board) and push the toggle as shown.




Figure 3.12:Plug-in 40-pin Microcontroller


3.4.2.4 Program the PIC Microcontroller

To start writing the C-language in PIC18F4550, first run PICkit 2 Programmer software.

1. By clicking the icon shown, the programmer will detect the type of PIC on the Programmer.

| PICkit 2 Pro | ogrammer | - UP00B | | | | | | |
|---|---|--------------------------------------|--------------------------------------|--|--|--------------------------------------|--|--|
| File Devic | e Family | Program | nmer T | ools Vi | ew Help | p | | |
| PIC18F Conf | iguration | | | | | | | |
| Device: | PIC18F4 | 550 | | Configu | ration: 05 | 500 1F1F | 8300 | 0085 |
| User IDs: | | FF FF FF F | E EE | | | DOF EOOF | | |
| | | | | | | | | |
| Checksum: | 8358 | | | OSCCA | L: | E | BandGap: | |
| PICkit 2 co | | 10 - 11 | 2008 | | | - | | |
| PICKIT Z CO PIC Device | | . ID = UI | PUUB | | | | MIC | ROCHI |
| The Device | s i ounu. | | | | | | . T | |
| | | | | | | |) Target — Check | 5.0 |
| Read | Write | Verify | Eras | e Bla | ank Check | | /MCLR | 5.0 |
| Program M | emory | | | | | | | |
| Enabled | Hex Only | y • | Source: | None (Em | pty/Erased | i) | | |
| 0000 | FFFF | FFFF | FFFF | FFFF | FFFF | FFFF | FFFF | FFFF 4 |
| 0010 | FFFF | FF 0012 | FFFF | FFFF | FFFF | FFFF | FFFF | FFFF |
| 0020 | FFFF | FFFF | FFFF | FFFF | FFFF | FFFF | FFFF | FFFF |
| 0030 | FFFF | FFFF | FFFF | FFFF | FFFF | FFFF | FFFF | FFFF |
| 0040 | FFFF | FFFF | FFFF | TTTT | TO TO TO TO | | TTTT | |
| 0050 | | | | | FFFF | FFFF | FFFF | FFFF |
| | FFFF | FFFF | FFFF | FFFF | FFFF | FFFF | FFFF | FFFF |
| 0060 | FFFF | FFFF | FFFF | FFFF | FFFF FFFF | FFFF FFFF | FFFF FFFF | FFFF |
| 0060 0070 | FFFF FFFF | FFFF FFFF | FFFF FFFF | FFFF FFFF FFFF | FFFF FFFF FFFF | FFFF FFFF FFFF | FFFF FFFF FFFF | FFFF FFFF FFFF |
| 0060 0070 0080 | FFFF FFFF FFFF | FFFF FFFF FFFF | FFFF FFFF FFFF | FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF |
| 0060 0070 0080 0090 | FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF |
| 0060 0070 0080 0090 00A0 | FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF |
| 0060 0070 0080 0090 | FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF |
| 0060 0070 0080 0090 00A0 | FFFF FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF FFFF |
| 0060 0070 0080 0090 00A0 00B0 | FFFF FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF |
| 0060 0070 0080 0090 00A0 00B0 EEPROM I V Enabled | FFFF FFFF FFFF FFFF FFFF Data Hex Ont | FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF FFFF | FFFF FFFF FFFF FFFF FFFF FFFF |

2. To write Hex code to PICkit 2 we must first open the hex file. By clicking the icon shown, choose the coding to burn at PICkit 2.



3. Then, icon showed the hex code.

| | PICKILZ PIO | grammer | - UP00B | | | | | | |
|--|---|---|-------------------|--------------|-------------------------|--------------|-----------------------|--------------|--|
| Device: PIC18F4550 Configuration: CE24 0F3F 8500 0081 User IDs: FF COOF EOOF EOOF 400F Checksum: 9A00 OSCCAL: BandGap: Warning: Some configuration words not in hex file. FandGap: Warning: Some configuration words not in hex file. VDD Target Ensure default values above right are acceptable. VDD Target Check 5.0 • Program Memory Enabled Hex Only • Source: CAobocon 2010/coding/coding18/4550.hex 0000 6A14 EF001 50E9 6E07 9081 9681 • 0000 6A14 EF04 F001 50E9 6E07 9081 9681 • 0020 0E3A 6E01 0E98 ECAC F000 0E33 6E06 D82F 0030 0E13 6E01 0E88 ECAC F000 0E22 6E06 D817 0030 0E13 6E01 0E88 ECAC F000 0E22 6E06 D817 0050 </th <th>File Devic</th> <th>e Family</th> <th>Program</th> <th>nmer T</th> <th>ools Vi</th> <th>ew Helj</th> <th>р</th> <th></th> <th></th> | File Devic | e Family | Program | nmer T | ools Vi | ew Helj | р | | |
| User IDs: FF | PIC18F Confi | guration | | | | | | | |
| User IDs: FF | Device: | PIC18F4 | 550 | | Configu | | | | 0081 |
| Warning: Some configuration words not in hex file. Ensure default values above right are acceptable. Image: Check in the construction of the construle of the construction of the construction of the co | User IDs: | FF FF FF | FF FF FF F | FFF | | C | 00F E00 | F 400F | |
| Ensure default values above right are acceptable. VDD Target Check Check 5.0 Program Memory Source: C:\obocon 2010\coding\coding18f4550.hex 0000 6A14 EF04 F001 SOEP 6E07 9081 9681 9681 0 0010 9093 9693 9693 0E0F 1693 5007 B214 D022 0020 0E3A 6E01 0E98 ECAC F000 D823 6E06 D82F 0030 0E13 6E01 0E88 ECAC F000 D829 0E64 ECAB 0040 F000 D825 0E64 ECAB F000 0E22 6E06 D81F 0050 0E28 D807 0E0C D805 0E06 D803 8214 S007 0060 D001 8014 6E06 A014 D008 9681 0803 E30E 0050 0E28 D807 0E07 6E01 0ED0 ECAC F000 8088 0012 0080 801 | Checksum: | 9A00 | | | OSCC/ | AL: | | BandGap: | |
| Read Write Verify Erase Blank Check Check 5.0 Program Memory Image: Check Imag | Warning: Some configuration words not in hex file. Ensure default values above right are acceptable. | | | | | | | | |
| ✓ Enabled Hex Only ✓ Source: C:\obocon 2010\coding\coding18f4550.hex 0000 6A14 EF04 F001 50E9 6E07 9081 9681 9681 0010 9093 9693 9693 0E0F 1693 5007 B214 D022 0020 0E3A 6E01 0E98 ECAC F000 0E33 6E06 D82F 0030 0E13 6E01 0E88 ECAC F000 D829 0E64 ECAB 0040 F000 D825 0E64 ECAB F000 0E22 6E06 D81F 0050 0E28 D807 0E0C D805 0E06 D803 8214 5007 0060 D001 8014 6E06 A014 D00B 9681 0803 E30E 0070 D80D 0E07 6E01 0ED0 ECAC F000 80B8 0012 0080 8014 08FE B4D8 EF01 F001 8681 A014 9014 0090 8081 0E0F < | Read | Write | Verify | Erase | e Bla | ank Check | | Check | 5.0 |
| 0010 9093 9693 9693 0E0F 1693 5007 B214 D022 0020 0E3A 6E01 0E98 ECAC F000 0E33 6E06 D82F 0030 0E13 6E01 0E88 ECAC F000 D829 0E64 ECAB 0040 F000 D825 0E64 ECAB F000 0E22 6E06 D81F 0050 0E28 D807 0E0C D805 0E06 D803 8214 5007 0060 D001 8014 6E06 A014 D00B 9681 0803 E30E 0070 D80D 0E07 6E01 0ED0 ECAC F000 80D8 0012 0080 8014 08FE B4D8 EF01 F001 8681 A014 9014 0090 8081 0E0F 1681 5006 0BF0 1281 9081 3A06 00A0 B014 D7F5 0EFF ECAB F000 80D8 0E27 6E03 © | | | , – | Source: | C:\oboc | on 2010\cc | ding\codin | ng18f4550.l | hex |
| 0020 0E3A 6E01 0E98 ECAC F000 0E33 6E06 D82F 0030 0E13 6E01 0E88 ECAC F000 D829 0E64 ECAB 0040 F000 D825 0E64 ECAB F000 0E22 6E06 D81F 0050 0E28 D807 0E0C D805 0E06 D803 8214 5007 0060 D001 8014 6E06 A014 D00B 9681 0803 E30E 0070 D80D 0E07 6E01 0ED0 ECAC F000 80D8 0012 0080 8014 08FE B4D8 EF01 F001 8681 A014 9014 0090 8081 0E0F 1681 5006 0BF0 1281 9081 3A06 00A0 B014 D7F5 0EFF ECAB F000 80D8 EF01 F001 00B0 9E15 5009 B4D8 8E15 0E05 6E08 0E27 6E03 ▼ | 0000 | 6A14 | EF04 | F001 | 50E9 | 6E07 | 9081 | 9681 | 9681 🔺 |
| 0030 0E13 6E01 0E88 ECAC F000 D829 0E64 ECAB 0040 F000 D825 0E64 ECAB F000 0E22 6E06 D81F 0050 0E28 D807 0E0C D805 0E06 D803 8214 5007 0060 D001 8014 6E06 A014 D00B 9681 0803 E30E 0070 D80D 0E07 6E01 0ED0 ECAC F000 80D8 0012 0080 8014 08FE B4D8 EF01 F001 8681 A014 9014 0090 8081 0E0F 1681 5006 0BF0 1281 9081 3A06 00A0 B014 D7F5 0EFF ECAB F000 80D8 EF01 F001 00B0 9E15 5009 B4D8 8E15 0E05 6E08 0E27 6E03 ▼ Auto Import Hex * Enabled Hex Only Read Device + Eport Hex File | 0010 | 9093 | 9693 | 9693 | OEOF | 1693 | 5007 | B214 | D022 |
| 0040 F000 D825 0E64 ECAB F000 0E22 6E06 D81F 0050 0E28 D807 0E0C D805 0E06 D803 8214 5007 0060 D001 8014 6E06 A014 D00B 9681 0803 E30E 0070 D80D 0E07 6E01 0ED0 ECAC F000 80D8 0012 0080 8014 08FE B4D8 EF01 F001 8681 A014 9014 0090 8081 0E0F 1681 5006 0BF0 1281 9081 3A06 00A0 B014 D7F5 0EFF ECAB F000 80D8 EF01 F001 00B0 9E15 5009 B4D8 8E15 0E05 6E08 0E27 6E03 ▼ Auto Import Hex * Enabled Hex Only Read Device + Export Hex File 00 FF FF FF FF FF FF FF FF FF <td>0020</td> <td>0E3A</td> <td>6E01</td> <td>0E98</td> <td>ECAC</td> <td>F000</td> <td>0E33</td> <td>6E06</td> <td>D82F</td> | 0020 | 0E3A | 6E01 | 0E98 | ECAC | F000 | 0E33 | 6E06 | D82F |
| 0050 0E28 D807 0E0C D805 0E06 D803 8214 5007 0060 D001 8014 6E06 A014 D00B 9681 0803 E30E 0070 D80D 0E07 6E01 0ED0 ECAC F000 80D8 0012 0080 8014 08FE B4D8 EF01 F001 8681 A014 9014 0090 8081 0E0F 1681 5006 0BF0 1281 9081 3A06 00A0 B014 D7F5 0EFF ECAB F000 80D8 EF01 F001 00B0 9E15 5009 B4D8 8E15 0E05 6E08 0E27 6E03 ▼ Auto Import Hex ✓ Enabled Hex Only ✓ Auto Import Hex + Write Device 00 FF FF <td>0030</td> <td>0E13</td> <td></td> <td>0E88</td> <td>ECAC</td> <td>F000</td> <td>D829</td> <td>0E64</td> <td>ECAB</td> | 0030 | 0E13 | | 0E88 | ECAC | F000 | D829 | 0E64 | ECAB |
| 0060 D001 8014 6E06 A014 D00B 9681 0803 E30E 0070 D80D 0E07 6E01 0ED0 ECAC F000 80D8 0012 0080 8014 08FE B4D8 EF01 F001 8681 A014 9014 0090 8081 0E0F 1681 5006 0BF0 1281 9081 3A06 00A0 B014 D7F5 0EFF ECAB F000 80D8 EF01 F001 00B0 9E15 5009 B4D8 8E15 0E05 6E08 0E27 6E03 ▼ Auto Import Hex ✓ Enabled Hex Only ✓ Auto Import Hex + Write Device 00 FF FF <td>0040</td> <td></td> <td>D825</td> <td>0E64</td> <td></td> <td>F000</td> <td>0E22</td> <td>6E06</td> <td></td> | 0040 | | D825 | 0E64 | | F000 | 0E22 | 6E06 | |
| 00770 D80D 0E07 6E01 0ED0 ECAC F000 80D8 0012 0080 8014 08FE B4D8 EF01 F001 8681 A014 9014 0090 8081 0E0F 1681 5006 0BF0 1281 9081 3A06 00A0 B014 D7F5 0EFF ECAB F000 80D8 EF01 F001 00B0 9E15 5009 B4D8 8E15 0E05 6E08 0E27 6E03 ▼ EEPROM Data Auto Import Hex /+ Write Device 00 FF FF <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<> | | | | | | | | | |
| 0080 8014 08FE B4D8 EF01 F001 8681 A014 9014 0090 8081 0E0F 1681 5006 0BF0 1281 9081 3A06 00A0 B014 D7F5 0EFF ECAB F000 80D8 EF01 F001 00B0 9E15 5009 B4D8 8E15 0E05 6E08 0E27 6E03 ▼ EEPROM Data ✓ Enabled Hex Only ▼ Auto Import Hex + Write Device 00 FF | | | | | | | | | |
| 0090 8081 0E0F 1681 5006 0BF0 1281 9081 3A06 00A0 B014 D7F5 0EFF ECAB F000 80D8 EF01 F001 00B0 9E15 5009 B4D8 8E15 0E05 6E08 0E27 6E03 ▼ EEPROM Data ✓ Enabled Hex Only ▼ 00 FF | | | | | | | | | |
| 00A0 B014 D7F5 0EFF ECAB F000 80D8 EF01 F001 00B0 9E15 5009 B4D8 8E15 0E05 6E08 0E27 6E03 ▼ EEPROM Data Image: Colspan="4">Auto Import Hex Image: Colspan="4">OO FF F | 0080 | | | | | | | | |
| 00B0 9E15 5009 B4D8 8E15 0E05 6E08 0E27 6E03 ▼ EEPROM Data Image: Colspan="4">Image: Colspan="4">Auto Import Hex Image: Colspan="4">Image: Colspan="4">Image: Colspan="4">Auto Import Hex Image: Colspan="4">Image: Colspan="4">Image: Colspan="4">Image: Colspan="4">Auto Import Hex Image: Colspan="4">Image: Colspan="4">Auto Import Hex Image: Colspan="4">Image: Colspan="4">Image: Colspan="4">Image: Colspan="4">Image: Colspan="4">Image: Colspan="4">Image: Colspan="4" Image: Colspan="4">Image: Colspan="4" Image: Colspan="4" Image: Colspan="4" <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> | | | | | | | | | |
| EEPROM Data Constraints for the second seco | 0090 | | | | | | | | |
| 10 FF | 0090 00A0 | B014 | D7F5 | OEFF | ECAB | F000 | 80D8 | EF01 | F001 |
| 20 FF | 0090 00A0 00B0 | B014 9E15 | D7F5 5009 | OEFF | ECAB | F000 | 80D8 | EF01 0E27 | F001 6E03 + |
| 20 FF | 0090 00A0 00B0 EEPROM I | B014 9E15 Data | D7F5 5009 | 0EFF B4D8 | ECAB 8E15 | F000 0E05 | 80D8 6E08 | EF01 0E27 | F001 6E03 + Ito Import Hex Write Device ead Device + |
| 30 FF | 0090 00A0 00B0 EEPROM [Enabled 00 FF F | B014 9E15 Data Hex Only F FF FF | D7F5 5009 / | OEFF B4D8 | ECAB 8E15 FF FF F | F000 0E05 | 80D8 6E08 FF FF | EF01 0E27 | F001 6E03 + Ito Import Hex Write Device ead Device + |

4. After that, click write to check the programming is successful. When it is completed, the icon will show the Programming successful then the PIC18F4550 is ready to be plug out.

| File Devic PIC18F Confi | e Family | Program | nmer 1 | Tools Vi | ew Hel | p | | | |
|--|--|--|--|--|--|--|--|--|-----|
| | - | | | | | | | | |
| Device: | PIC18F | 4550 | | Configu | | E24 0F3 | | 0081 | |
| User IDs: | FF FF FF | FFFFFFFF | FF FF | | C | 00F E00 | F 400F | | |
| Checksum: | 9A00 | | | OSCC/ | AL: | | BandGap: | | |
| Programm | ing Suc | cessful. | | | | 5 | Mic | ROCH | 116 |
| | | | | | | | D Target – Check | 5.0 | |
| Read | Write | Verify | Eras | e Bla | ank Check | | /MCLR | 5.0 | * |
| Program M | emory | | | | | | | | |
| Enabled | Hex On | ly 👻 | Source: | C:\oboo | on 2010/co | oding\codin | g18f4550.ł | hex | |
| 0000 | 6A14 | EF04 | F001 | 50E9 | 6E07 | 9081 | 9681 | 9681 | - |
| | | 9693 | 9693 | OEOF | 1693 | 5007 | B214 | D022 | |
| 0010 | 9093 | 5055 | 2020 | | | | | 0022 | |
| 0010 0020 | 9093 0E3A | 6E01 | 0E98 | ECAC | F000 | 0E33 | 6E06 | D82F | |
| | | | | ECAC ECAC | F000 F000 | 0E33 D829 | | | |
| 0020 | 0E3A | 6E01 | 0E98 | | | | 6E06 | D82F | |
| 0020 0030 | 0E3A 0E13 | 6E01 6E01 | 0E98 0E88 | ECAC | F000 | D829 | 6E06 0E64 | D82F ECAB | |
| 0020 0030 0040 | 0E3A 0E13 F000 | 6E01 6E01 D825 | 0E98 0E88 0E64 | ECAC ECAB | F000 F000 | D829 0E22 | 6E06 0E64 6E06 | D82F ECAB D81F | |
| 0020 0030 0040 0050 | 0E3A 0E13 F000 0E28 | 6E01 6E01 D825 D807 | 0E98 0E88 0E64 0E0C | ECAC ECAB D805 | F000 F000 0E06 | D829 0E22 D803 | 6E06 0E64 6E06 8214 | D82F ECAB D81F 5007 | |
| 0020 0030 0040 0050 0060 | 0E3A 0E13 F000 0E28 D001 | 6E01 6E01 D825 D807 8014 | 0E98 0E88 0E64 0E0C 6E06 | ECAC ECAB D805 A014 | F000 F000 0E06 D00B | D829 0E22 D803 9681 | 6E06 0E64 6E06 8214 0803 | D82F ECAB D81F 5007 E30E | |
| 0020 0030 0040 0050 0060 0070 | 0E3A 0E13 F000 0E28 D001 D80D | 6E01 6E01 D825 D807 8014 0E07 | 0E98 0E88 0E64 0E0C 6E06 6E01 | ECAC ECAB D805 A014 0ED0 | F000 F000 0E06 D00B ECAC | D829 0E22 D803 9681 F000 | 6E06 0E64 6E06 8214 0803 80D8 | D82F ECAB D81F 5007 E30E 0012 | |
| 0020 0030 0040 0050 0060 0070 0080 | 0E3A 0E13 F000 0E28 D001 D80D 8014 | 6E01 6E01 D825 D807 8014 0E07 08FE | 0E98 0E88 0E64 0E0C 6E06 6E01 B4D8 | ECAC ECAB D805 A014 OED0 EF01 | F000 F000 0E06 D00B ECAC F001 | D829 OE22 D803 9681 F000 8681 | 6E06 0E64 6E06 8214 0803 80D8 A014 | D82F ECAB D81F 5007 E30E 0012 9014 | |
| 0020 0030 0040 0050 0060 0070 0080 0090 | 0E3A 0E13 F000 0E28 D001 D80D 8014 8081 | 6E01 6E01 D825 D807 8014 0E07 08FE 0E0F | 0E98 0E88 0E64 0E0C 6E06 6E01 B4D8 1681 | ECAC ECAB D805 A014 0ED0 EF01 5006 | F000 F000 0E06 D00B ECAC F001 0BF0 | D829 0E22 D803 9681 F000 8681 1281 | 6E06 0E64 6E06 8214 0803 80D8 A014 9081 | D82F ECAB D81F 5007 E30E 0012 9014 3A06 | |

3.5 Summary

The concept and method development of MHGS have been described in this chapter. All the components of this project must check specification and test. Make sure all the components can be function before installed. All the circuit in this project will be controlled by PIC18F4550 microcontroller which acts as the processor in this project. It is very important to implement the hardware stage by stage so that it will be easy to troubleshoot if there's a problem. The most important thing is to make sure that the PIC18F4550 microcontroller can constantly operate and functioning so that it will keep all circuits runs. Next, in chapter 4 present more detail about result and discussion.

CHAPTER 4

RESULTS AND DISCUSSIONS

4.1 Introduction

In this chapter explains about results and discussion for whole development of Microhydro Generator System (MHGS) process will be describe. The result will be discussed in this chapter is for the data collection of automotive alternator with using AC motor and also using Tachometer to measure the speed rotation. This chapter also will discuss about charge controller for the system. The calculation in this chapter is depend on the result of data collection of automotive alternator. It depends on water pressure and rotation of speed to generate power for this system. The important of this project is generate more power using pressure water to produce electricity can achieve the objectives of this project. Every discussion and analysis stated in this chapter also for the whole system problem, the better solution need to come-up in order to overcome every flaw and problem of this MHGS.

4.2 Alternator Output

Alternator is mechanical energy is transferred from the engine to the alternator by a grooved drive belt on a pulley arrangement. Through electromagnetic induction, the alternator changes this mechanical energy into electrical energy. The alternating current generated is converted into direct current (DC) by the rectifier, a set of diode which allow current to pass in only one direction. The alternator output test check the ability of the alternator to deliver its rated output of voltage and current. Output current and voltage should meet the specifications of the alternator. From the experimental result is data collection of alternator output using AC motor, frequency controller and tachometer to measure rotation speed of alternator.

| Frequency Controller, Hz | Speed without battery, RPM |
|--------------------------|----------------------------|
| 0 | 0 |
| 20 | 250.4 |
| 25 | 284.4 |
| 30 | 367.9 |
| 35 | 389.5 |
| 40 | 441.1 |
| 45 | 534.7 |
| 50 | 611.1 |

Table 4.1:Alternator speed without battery

Table 4.1 shows that the measurement of rotation speeds without battery using frequency controller. The minimum rotation speed of alternator is 250.4 rpm and maximum at frequency 50Hz is 611.1 rpm. The rotation of alternator is high when without tap battery because the amature no voltage produce.

| Frequency Controller | Speed using battery, RPM |
|----------------------|--------------------------|
| 0 | 0 |
| 20 | 210.4 |
| 25 | 268.8 |
| 30 | 353.9 |
| 35 | 370.3 |
| 40 | 400.3 |
| 45 | 480.5 |
| 50 | 550.6 |

Table 4.2:Alternator speed using battery

From the table 4.2 show that frequency controller and speed using battery. The experiment is to measure of rotation speed using battery. The minimum rotation speed of alternator is 250.4 rpm and maximum at frequency 50Hz is 611.1 rpm. The different without battery and using battery is speed. The battery supplies current to energize the alternator. During charging, the battery changes electrical energy from the alternator into chemical energy. When used the battery the alternator produce voltage at amature.

| Frequency Controller | Rotation Speed of Alternator, RPM | Current, A |
|----------------------|-----------------------------------|------------|
| 0 | 0 | 0 |
| 0 | 0 | 0 |
| 20 | 250.4 | 0.1 |
| 25 | 284.4 | 0.1 |
| 30 | 367.9 | 0.2 |
| 35 | 389.5 | 0.2 |
| 40 | 441.1 | 0.3 |
| 45 | 534.7 | 0.3 |
| 50 | 611.1 | 0.4 |

Table 4.3:Alternator output current

Table 4.3 shows that the alternator output current is measured used multi-meter and tachometer. The data is collected using frequency controller as control the speed of AC motor. When increase the frequency controller so the current produce is high. The rotation of alternator is effect of produce current.

4.3 Water Power Output

Water power output can measure by using this formula and 0.6 is efficiency of water power.

$\mathbf{Pth} = \mathbf{Q} \mathbf{x} \mathbf{H} \mathbf{x} \mathbf{g} \mathbf{x} \mathbf{0.6}$

Pth = Theoretical water power output in W

- Q = Usable flow rate in m3/s
- H = Gross head in m
- g = Gravitational constant (9.8 m/s2)

| Water Power Output, W | Usable flow rate in m ³ /s, Q | Gross head, m |
|-----------------------|--|---------------|
| 58.8 | 10 | 1 |
| 176.4 | 15 | 2 |
| 352.8 | 20 | 3 |
| 588.0 | 25 | 4 |
| 882.0 | 30 | 5 |

Table 4.4:Theoretical of Water Power Output in Watt

Table 4.4 show that theoretical calculation of water power output in Watt. Flow rate and gross head is effect to produce water power. The power formula demonstrates that a site with high head might only need a small flow while a site with a high flow might only need a small head. While a micro hydro unit can operate with as little as two metres of head, most units used in domestic situations will require at least ten metres head. Designing and installing the pipe work for a site with less than ten metres head can be very difficult.

4.3 Charge Controller Circuit

Figure 4.1, show that, the charge controller circuit where it used PIC18F4550 as controller using simulation of Proteus 7 Professional. The circuit function when detect voltage at battery. Figure 4.1 show that LCD display voltage at battery and LED show colour green when voltage full. If voltage full higher 12V relay is functioning to run motor. That mean signal of voltage is higher than 12V. Transistors amplify current, for example we can be used to amplify the small output current from a logic IC so that it can operate a lamp, relay or other high current device.




Figure 4.1: Voltage full at 12V using simulation

Figure 4.2 shows the hardware test using DC power. Figure 4.2 show that LCD display 13V and 100% when DC Power supply is 13V and current is 0.09A, meaning that the voltage is full. The programming can be program to show the percentage of charging battery and display at LCD.




Figure 4.2: Voltage full at 13V and 100% using Power DC supply

Figure 4.3 show that, we can see when voltage is 7V, then the LCD display voltage low and the LED Yellow is on show that voltage is low by using simulation.




Figure 4.3: Voltage low at 7V using simulation

Figure 4.4 using DC power supply 11V and current is 0.07A then LCD display voltage 12V and percentage is 60% meaning that voltage is low. The voltage is different from simulation this is because hardware has voltage drop.




Figure 4.4: Voltage low at 12V and 60%

Figure 4.5 show that, when voltage is 4V, then the LCD display battery charging and the LED Red is on show that battery start charging and the voltage is different from simulation this is because hardware has voltage drop.




Figure 4.5: Battery charging at 4V using simulation

Figure 4.6 using DC power supply 8.1V and current is 0.06A then LCD display voltage 9V and percentage is 30% meaning that battery is start charging. The LED Red is show that signal battery in start charging.




Figure 4.6: Battery start charging at voltage 9V and 30%

4.6 Summary

According to the results and discussions in this project, there are some important things that could be consider in order completing the whole MHGS, it is the sensitivity of this system. The speed is very important to generate power and produce electricity. This project also wants to high pressure of water to rotate the turbine very fast. The theoretical or water power output is depend on flow rate and gross head. Before we install the system, we must measure the gross head and flow rate. The suitable place to install this system at high mountain.

CHAPTER 5

CONCLUSION

5.1 Conclusion

As a conclusion, this project is almost always more cost-effective than any other form of renewable power. The objectives of the development of Microhydro Generator System (MHGS) were successfully fulfilled. Which are first by designing the hardware of mechanical part of turbine by using gear bicycle which can be operated. This project that utilized the use of PIC microcontroller, for charge controller and display voltage rating via LCD display circuit has successfully integrated between each other. In this chapter also include the future development. The combination of analog electronics knowledge, autotronics knowledge, Microprocessor knowledge, power electronic knowledge and individual self skilled method to create the new circuit is important in order to make this project success. Lastly, for long term this project, in case for the commercialization especially in Malaysia.

5.2 **Recommendation**

The recommendation of this project is for next improvement process the student must study the Microhydro Generator System (MHGS) in detailed and make sure to understand and a new upgrade can be done to make the MHGS more effective and generate more power. Before install the system make sure to measure the pressure of water and high of head. Other than that, choose of turbine is effect of the system. In designing the hardware and circuit device is very important to effective of this project. The last future recommend that can be done is to design of MHGS is produce more electricity and reduce the cost of construction.

5.3 Costing and Commercialization

This part will describe the parts and overall cost of fabricating the development of Microhydro Generator System (MHGS). This part also will explain the commercialization of project.

5.3.1 Costing

Table 5.1 shows the cost of the component and the total cost. The total cost of the development of Microhydro Generator System is RM347.45. It is due to the changing of component in the development process, besides there were the components that do not function and need to be replaced during the hardware circuit designing. The cost stated above is for the hardware and electric and electronic components that used and involve in this project.

| Device | Qty | Model | Manufacture | Unit cost(RM) | Extendedcost (RM) |
|-------------------|-----|--------------------|-------------|---------------|-------------------|
| Alternator | 1 | Kancil | | 55.00 | 55.00 |
| Turbine | 1 | | | 10.00 | 10.00 |
| Shaft | 1 | | | 6.00 | 6.00 |
| Power Inverter | 1 | | | 220.00 | 220.00 |
| Pipe | 1 | | | 3.00 | 3.00 |
| Resistor | 8 | 330,100, 1K Ohm | Cytron | 0.04,0.07 | 0.38 |
| Transistor | 2 | 2N2222 | Cytron | 0.20 | 0.40 |
| LED | 3 | | Cytron | 0.12 | 0.36 |
| Crystal | 1 | 4MHz | Cytron | 0.12 | 0.12 |
| Stripe board | 1 | | Cytron | 5.00 | 5.00 |
| Heat sink | 1 | | Cytron | 0.65 | 0.65 |
| Capacitor | 2 | 0.1uF | Cytron | 0.12 | 0.24 |
| Diode 12V | 2 | | Cytron | 0.30 | 0.60 |
| LM7805 | 1 | | Cytron | 0.70 | 0.70 |
| PIC | 1 | 18F4550 | Microchip | 30.00 | 30.00 |
| LCD | 1 | 2X16 | | 15.00 | 15.00 |
| | | JHD16A | | | |
| | | | | Total | 347.45 |

Table 5.1:The cost of components

5.3.2 Commercialization

This project can be commercialize by built the new Microhydro Generator System (MHGS) that follow the feature that have been recommended in the suggestion section, it is due to the target cost of the recommended Microhydro Generator System is more cheaper than this new invention one. The new microhydro generator system has the higher commercialize value because it can solve

REFERENCES

- [1] Micro Hydro Power in the Nineties by Paul Cunningham & Barbara Atkinson in May 1998
- [2] Micro-Hydro Power: A guide for development workers. P Fraenkel, O.Paish,
 V.Bokalders, A Harvey, A.Brown, R Edwards. Intermediate Technology
 Publishing
- [3] Adam Harvey. Andy Brown. Priyantha Hemsfachi and Allen Iniwsiii. "Micro Hydro Design Manual" /nlrrnrrdiutr T~clrrroiug~. Puhiicuiions. United Kingdon!. 1993.
- [4] Allen R. Invenin. "Micro Hydropower Sourcebook" n'REC.4 lrrlernafioi~uFl oroidaiioir. Uiiiied Siaier. 1986.
- [5] Philip Hurst, '*Rainforest Politics, Ecological Destruction in South-East Asia*', Zeds Books, London. 1990.
- [6] Ministry of Science, Technology and the Environment, 'Assessment of Biological Diversity in Malaysia', 1997.

APPENDIX A


Charging System of Alternator

General

The charging system converts mechanical energy into electrical energy when the engine is running. This energy is needed to operate the loads in the vehicle's electrical system. When the charging system's output is greater than that needed by the vehicle, it sends current into the battery to maintain the battery's state of charge. Proper diagnosis of charging system problems requires a thorough understanding of the system components and their operation.

Operation

When the engine is running, battery power energizes the charging system and engine power drives it. The charging system then generates electricity for the vehicle's electrical systems. At low speeds with some electrical loads "on" (e.g., lights and window defogger), some battery current may still be needed. But, at high speeds, the charging system supplies all the current needed by the vehicle. Once those needs are taken care of, the charging system then sends current into the battery to restore its charge.



Toyota Charging Systems

Typical charging system components include:

IGNITION SWITCH

When the ignition switch is in the ON position, battery current energizes the alternator.

ALTERNATOR

Mechanical energy is transferred from the engine to the alternator by a grooved drive belt on a pulley arrangement. Through electromagnetic induction, the alternator changes this mechanical energy into electrical energy. The alternating current generated is converted into direct current by the rectifier, a set of diodes which allow current to pass in only one direction.

VOLTAGE REGULATOR

Without a regulator, the alternator will always operate at its highest output. This may damage certain components and overcharge the battery. The regulator controls the alternator output to prevent overcharging or undercharging. On older models, this is a separate electromechanical component which uses a coil and contact points to open and close the circuit to the alternator. On most models today, this is a built-in electronic device.

BATTERY

The battery supplies current to energize the alternator. During charging, the battery changes electrical energy from the alternator into chemical energy. The battery's active materials are restored. The battery also acts as a "shock absorber" or voltage stabilizer in the system to prevent damage to sensitive components in the vehicle's electrical system.


INDICATOR


The charging indicator device most commonly used on Toyotas is a simple ON/OFF warning lamp. It is normally off. It lights when the ignition is turned "on" for a check of the lamp circuit. And, it lights when the engine is running if the charging system is undercharging. A voltmeter is used on current Supra and Celica models to indicate system voltage ... it is connected in parallel with the battery. An ammeter in series with the battery was used on older Toyotas.

FUSING

A fusible link as well as separate fuses are used to protect

circuits in the charging system.






Alternator Operation

GENERAL


The operation of the Toyota compact, high-speed alternator is shown in the following circuit diagrams.

IGNITION ON, ENGINE STOPPED



ALTERNATOR OUTPUT TEST

The alternator output test checks the ability of the alternator to deliver its rated output of voltage and current. This test should be performed whenever an overcharging or undercharging problem is suspected. Output current and voltage should meet the specifications of the alternator. If not, the alternator or regulator (IC or external) may require replacement. A Sun VAT-40 tester, similar testers, or a separate voltmeter and ammeter can be used. Toyota repair manuals detail the testing procedures with an ammeter and voltmeter. Follow the manufacturer's instructions when using special testers, although most are operated similarly. The following steps outline a typical procedure for performing the alternator output test using a Sun VAT-40:



CHARGING SYSTEMS

Charging Without Load

- 1. Prepare the tester:
- Rotate the Load Increase control to OFF,
- Check each meter's mechanical zero. Adjust, if necessary.
- Connect the tester Load Leads to the battery terminals; RED to positive, BLACK to negative.
- Set Volt Selector to INT 18V.
- Set Test Selector to #2 CHARGING.
- Adjust ammeter to read ZERO using the electrical Zero Adjust control.
- Connect the clamp-on Amps Pickup around the battery ground (-) cables.
- Turn the ignition switch to "ON" (engine not running) and read the amount of discharge on the ammeter. This is a base reading for current the alternator must supply for ignition and accessories before it can provide current to charge the battery.

NOTE: The reading should be about six amps.

- Start the engine and adjust the speed to about 2000 rpm. Some models may require a different speed setting.
- After about 3-4 minutes, read the ammeter and

voltmeter. Add this ammeter reading and the reading found in step 2 (engine not running).

NOTE: The total current should be less than 10 amps. If it is more, the alternator may still be charging the battery. Once the battery is fully charged, you should get specified results.

The voltage should be within the specs for the alternator. This is usually between 13 and 15 volts. Refer to the appropriate repair manual. If the voltage is more than specified, replace the regulator. If the voltage is less than specified, ground the alternator field terminal "F" and check the voltmeter reading. This bypasses the regulator, so do not exceed the specified test speed. If the reading is still less than specified, check the alternator.

Remove ground from terminal "F."


Charging With Load

- 6. With the engine running at specified speed, adjust the Load Increase control to obtain the highest ammeter reading possible without causing the voltage to drop lower than 12 volts.
- Read the ammeter.

NOTE: The reading should be within 10% of the alternator's rated output. If it is less, the alternator requires further testing or replacement.

TROUBLESHOOTING THE COMPACT, HIGH-SPEED ALTERNATOR.

Check Battery First!



APPENDIX B

Micro Hydro Potential in West Malaysia

| Bil | State | No. of Sites | Total estimated available power (kW) |
|-----|-----------------|--------------|---|
| 1 | Johor | 12 | 1687.9 |
| 2 | Negeri Sembilan | 17 | 848 |
| 3 | Malacca | 0 | 0 |
| 4 | Selangor | 2 | 343.8 |
| 5 | Pahang | 26 | 4835.1 |
| 6 | Perak | 34 | 9945.9 |
| 7 | Kedah | 5 | 496.7 |
| 8 | Penang | 0 | 0 |
| 9 | Perlis | 0 | 0 |
| 10 | Kelantan | 10 | 1420 |
| 11 | Terengganu | 3 | 829.9 |
| | | | 20407.3 |

Micro Hydro Potential in West Malaysia

| Bil | Stream Name | Site Location | Available head,m | Catchment Area,km ² | Annual Flowrate,m ³ /s | Available Power,kW | Possible Energy Demand |
|-----|-------------|--------------------------------------|---------------------|-----------------------------------|--------------------------------------|-----------------------|--------------------------------------|
| | | | Bent | ong | | | |
| 1 | Sg.Tampik | Kg.Ceringing Hulu,Janda Baik | 110 | 2 | 0.11 | 71.2 | Alternative off – grid connection |
| 2 | Sg. Sum Sum | Kg. Sum Sum,Janda Baik | 160 | 1 | 0.05 | 47.1 | Alternative off grid connection |
| 3 | Sg.Leba | Orang Asli village of Kg. Sg.Leba | 180 | 5 | 0.13 | 137.7 | Off grid generation |

| | | | Tem | erloh | | | |
|-----|---------------|--|-------|-------|------|-------|------------------------------------|
| 6 | Sg.Galung | Orang asli Kg. Mentuh,Jenderak | 80 | 4 | 0.1 | 47.1 | Off grid generation |
| 7 | Sg.Rangit | Pusat latihan Gajah Kuala Gandah | 120 | 5 | 0.13 | 91.8 | Alternative off grid connection |
| | | | Kua | ntan | | | |
| 8 | Sg.Jerangkang | Jerangkang waterfall | 240 | 8 | 0.25 | 353.2 | Alternative Off grid generation |
| | | | Kuala | Lipis | | | |
| 9 | Sg.Sempar | Orang asli Kg.Titum,Hulu Jelai | 100 | 6 | 0.28 | 164.8 | Off grid generation |
| 10 | Sg.Senuh | Orang asli Kg. Kuala Besuk,Hulu Jelai | 80 | 3 | 0.14 | 65.9 | Off grid generation |
| 11. | Sg.Betau | Orang asli Kg.Cerung,Hulu Jelai | 120 | 6 | 0.28 | 197.8 | Off grid generation |
| 12 | Sg. Sinderut | Orang asli Kg.Sinderut,Hulu Jelai | 240 | 8 | 0.32 | 452.1 | Off grid generation |
| 13 | Sg. Rungak | Orang asli Kg.Shean,Hulu Jelai | 140 | 6 | 0.28 | 230.7 | Off grid generation |

| | | | Ron | npin | | | |
|-----|---------------------------|-------------------------------------|---------|----------|-------|-------|------------------------------------|
| 14 | Sg. Air Besar | Kg.Tekek,Tioman island | 260 | 3 | 0.126 | 192.8 | Off grid generation |
| 15 | Sg.Lalang | Kg.Lalang, Tioman island | 160 | 4 | 0.17 | 160.1 | Off grid generation |
| 16. | Sg.Paya | Kg.Paya, Tioman island | 160 | 2 | 0.08 | 75.3 | Off grid generation |
| 17. | Sg.Nipah and Sg.Seriah | Tg.Nipah, Tioman island | 120 | 7 | 0.29 | 204.8 | Off grid generation |
| 18. | Sg.Keliling | Kg.Juara, Tioman island | 120 | 4 | 0.17 | 120.1 | Off grid generation |
| 19. | Sg.Mentawak | Kg.Juara, Tioman island | 220 | 5 | 0.21 | 272 | Off grid generation |
| 20. | Sg.Asah | Kg. Asah, Tioman island | 120 | 3 | 0.13 | 91.8 | Off grid generation |
| 21. | Sg.Raya | Kg.Mukut, Tioman island | 160 | 6 | 0.25 | 235.4 | Off grid generation |
| | | | Cameron | Highland | | | |
| 22. | Sg. Terisu | Pos Terisu,orang asli settlement | 80 | 10 | 0.43 | 202.5 | Alternative off grid connection |
| 23. | Sg.Menlock | Kg.Teji,Pos Telanuk,Ringlet | 200 | 11 | 0.64 | 753.4 | Off-grid connection |
| 24. | Sg.Bertik | Kg.Rening,Ringlet | 80 | 5 | 0.29 | 136.6 | Off-grid connection |
| 25. | Sg.Cai | Kg.Renglas,Pos Telanuk,Ringlet | 100 | 7 | 0.41 | 241.3 | Off-grid Connection |
| 26. | Sg.Kelow | Pos Mensun,Ringlet | 120 | 7 | 0.41 | 289.6 | Off-grid Connection |

APPENDIX C

PIC18F4550 Microcontroller and Addressing Modes

Міскоснір PIC18F2455/2550/4455/4550

28/40/44-Pin, High-Performance, Enhanced Flash, USB Microcontrollers with nanoWatt Technology

Universal Serial Bus Features:

- USB V2.0 Compliant
- Low Speed (1.5 Mb/s) and Full Speed (12 Mb/s)
 Supports Control, Interrupt, Isochronous and Bulk
- Transfers
- Supports up to 32 Endpoints (16 bidirectional)
 1-Kbyte Dual Access RAM for USB
- On-Chip USB Transceiver with On-Chip Voltage Regulator
- Interface for Off-Chip USB Transceiver
- Streaming Parallel Port (SPP) for USB streaming transfers (40/44-pin devices only)

Power-Managed Modes:

- · Run: CPU on, peripherals on
- · Idle: CPU off, peripherals on
- · Sleep: CPU off, peripherals off
- Idle mode currents down to 5.8 µA typical
- Sleep mode currents down to 0.1 µA typical
- Timer1 Oscillator: 1.1 µA typical, 32 kHz, 2V
- Watchdog Timer: 2.1 µA typical
- Two-Speed Oscillator Start-up

Flexible Oscillator Structure:

- Four Crystal modes, including High Precision PLL for USB
- Two External Clock modes, up to 48 MHz
- Internal Oscillator Block:
- 8 user-selectable frequencies, from 31 kHz to 8 MHz
- User-tunable to compensate for frequency drift
- Secondary Oscillator using Timer1 @ 32 kHz
- Dual Oscillator options allow microcontroller and USB module to run at different clock speeds
- · Fail-Safe Clock Monitor:
 - Allows for safe shutdown if any clock stops

Peripheral Highlights:

- High-Current Sink/Source: 25 mA/25 mA
- Three External Interrupts
- Four Timer modules (Timer0 to Timer3)
- Up to 2 Capture/Compare/PWM (CCP) modules:
 Capture is 16-bit, max. resolution 5.2 ns (TCY/16)
 Compare is 16-bit, max. resolution 83.3 ns (TCY)
- PWM output: PWM resolution is 1 to 10-bit
- Enhanced Capture/Compare/PWM (ECCP) module:
 - Multiple output modes
- Selectable polarity
- Programmable dead time
- Auto-shutdown and auto-restart
- · Enhanced USART module:
- LIN bus support
- Master Synchronous Serial Port (MSSP) module supporting 3-wire SPI (all 4 modes) and I²C[™] Master and Slave modes
- 10-bit, up to 13-channel Analog-to-Digital Converter
- module (A/D) with Programmable Acquisition Time Dual Analog Comparators with Input Multiplexing
- Dual Analog Comparators with input Multiplexing

Special Microcontroller Features:

- C Compiler Optimized Architecture with optional Extended Instruction Set
- 100,000 Erase/Write Cycle Enhanced Flash Program Memory typical
- 1,000,000 Erase/Write Cycle Data EEPROM Memory typical
- Flash/Data EEPROM Retention: > 40 years
- Self-Programmable under Software Control
- Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT): - Programmable period from 41 ms to 131s
- Programmable Code Protection
- Single-Supply 5V In-Circuit Serial
- Programming[™] (ICSP[™]) via two pins
- In-Circuit Debug (ICD) via two pins
- Optional dedicated ICD/ICSP port (44-pin devices only)
- Wide Operating Voltage Range (2.0V to 5.5V)


| | Prog | ram Memory | Data I | Data Memory | | | | | MSSP | | RT | tors | |
|------------|------------------|-------------------------------|-----------------|-------------------|-----|--------------------|-------------------|-----|------|-----------------------------|--------|---------|--------------------|
| Device | Flash (bytes) | # Single-Word Instructions | SRAM (bytes) | EEPROM (bytes) | I/O | 10-Bit A/D (ch) | CCP/ECCP (PWM) | SPP | SPI | Master I ² C™ | EAUSAI | Compara | Timers 8/16-Bit |
| PIC18F2455 | 24K | 12288 | 2048 | 256 | 24 | 10 | 2/0 | No | Y | Y | 1 | 2 | 1/3 |
| PIC18F2550 | 32K | 16384 | 2048 | 256 | 24 | 10 | 2/0 | No | Y | Y | 1 | 2 | 1/3 |
| PIC18F4455 | 24K | 12288 | 2048 | 256 | 35 | 13 | 1/1 | Yes | Y | Y | 1 | 2 | 1/3 |
| PIC18F4550 | 32K | 16384 | 2048 | 256 | 35 | 13 | 1/1 | Yes | Y | Y | 1 | 2 | 1/3 |

© 2007 Microchip Technology Inc.

Preliminary

DS39632D-page 1

Pin Diagrams



D639632D-page 2

Preliminary

| Features | PIC18F2465 | PIC18F2660 | PIC18F4466 | PIC18F4660 | |
|--|--|--|---|--|--|
| Operating Frequency | DC - 48 MHz | DC - 48 MHz | DC - 48 MHz | DC - 48 MHz | |
| Program Memory (Bytes) | 24576 | 32768 | 24576 | 32768 | |
| Program Memory (Instructions) | 12288 | 16384 | 12288 | 16384 | |
| Data Memory (Bytes) | 2048 | 2048 | 2048 | 2048 | |
| Data EEPROM Memory (Bytes) | 256 | 256 | 256 | 256 | |
| Interrupt Sources | 19 | 19 | 20 | 20 | |
| I/O Ports | Ports A, B, C, (E) | Ports A, B, C, (E) | Ports A, B, C, D, E | Ports A, B, C, D, | |
| Timers | 4 | 4 | 4 | 4 | |
| Capture/Compare/PWM Modules | 2 | 2 | 1 | 1 | |
| Enhanced Capture/ Compare/PWM Modules | o | 0 | 1 | 1 | |
| Serial Communications | MSSP, Enhanced USART | MSSP, Enhanced USART | MSSP, Enhanced USART | MSSP, Enhanced USAR | |
| Universal Serial Bus (USB) Module | 1 | 1 | 1 | 1 | |
| Streaming Parallel Port (SPP) | No | No | Yes | Yes | |
| 10-Bit Analog-to-Digital Module | 10 Input Channels | 10 Input Channels | 13 Input Channels | 13 Input Channel | |
| Comparators | 2 | 2 | 2 | 2 | |
| Resets (and Delays) | POR, BOR, stack z instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT | POR, BOR, RECET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT | POR, SOR, staget instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT | POR, BOR, asset instruction Stack Full, Stack Underflow (PWRT, OST), MCLR (optional) WDT | |
| Programmable Low-Voltage Detect | Yes | Yes | Yes | Yes | |
| Programmable Brown-out Reset | Yes | Yes | Yes | Yes | |
| Instruction Set | 75 Instructions; 83 with Extended Instruction Set enabled | 75 Instructions; 83 with Extended Instruction Set enabled | 75 Instructions; 83 with Extended Instruction Set enabled | 75 Instructions; 83 with Extended Instruction Set enabled | |
| Packages | 28-pin PDIP 28-pin SOIC | 28-pin PDIP 28-pin SOIC | 40-pin PDIP 44-pin QFN 44-pin TQFP | 40-pin PDIP 44-pin QFN 44-pin TQFP | |

TABLE 1-1: DEVICE FEATURES

© 2007 Microchip Technology Inc.

| Pin Name | Pin Number | Pin | Buffer | Description | | | | |
|-------------------------------|----------------|----------|----------|--|--|--|--|--|
| Pin Name | PDIP, SOIC | Туре | Туре | Leounpeon | | | | |
| MCLR/Vpp/RE3 | 1 | | | Master Clear (input) or programming voltage (input). | | | | |
| MOLR | | L 1 | ST | Master Clear (Reset) input. This pin is an active-low Reset to the device. | | | | |
| VPP | | P | | Programming voltage input. | | | | |
| RE3 | | 1 | ST | Digital input. | | | | |
| OSC1/CLKI | 9 | | | Oscillator crystal or external clock input. | | | | |
| 0801 | | | Analog | | | | | |
| CLKI | | 1 | Analog | • | | | | |
| | | | | function OSC1. (See OSC2/CLKO pin.) | | | | |
| OSC2/CLKO/RA5 | 10 | | | Oscillator crystal or clock output. | | | | |
| 0802 | | 0 | - | Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. | | | | |
| CLKO | | 0 | - | In select modes, OSC2 pin outputs CLKO which has 1/4 the | | | | |
| | | | | frequency of OSC1 and denotes the Instruction cycle rate. | | | | |
| RA6 | | 1/0 | TTL | General purpose I/O pin. | | | | |
| Legend: TTL - TTL o | | | | CMOS - CMOS compatible input or output | | | | |
| | tt Trigger in: | put with | I CMOS K | | | | | |
| O = Outpu | t i | | | P = Power | | | | |

TABLE 1-2: PIC18F2455/2550 PINOUT I/O DESCRIPTIONS

Note 1: Atemate assignment for CCP2 when CCP2MX Configuration bit is cleared. 2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

D639632D-page 12

| Pin Name | PI | n Numi | ber | Pin | Buffer | Description | | | | |
|-------------------------|---------|----------|---------|--------|--------|---------------------------------------|--|--|--|--|
| Pin Name | PDIP | QFN | TQFP | Туре | Туре | Decomption | | | | |
| | | | | | | PORTA is a bidirectional I/O port. | | | | |
| RADIAND | 2 | 19 | 19 | | | | | | | |
| RAD | | | | I/O | TTL | Digital I/O. | | | | |
| AND | | | | - I | Analog | Analog Input 0. | | | | |
| RA1/AN1 | 3 | 20 | 20 | | | | | | | |
| RA1 | | | | 1/O | TTL | Digital I/O. | | | | |
| AN1 | | | | | Analog | Analog Input 1. | | | | |
| RA2(AN2/VREF-/ | 4 | 21 | 21 | | | | | | | |
| CVREF RA2 | | | | νo | TTL | Digital I/O. | | | | |
| AN2 | | | | 10 | Analog | | | | | |
| VREF- | | | | i. | Analog | | | | | |
| CVREF | | | | 0 | Analog | Analog comparator reference output. | | | | |
| RA3/AN3/VRDP+ | 5 | 22 | 22 | | | | | | | |
| RA3 | | | | 1/0 | TTL | Digital I/O. | | | | |
| AN3 | | | | 1 | Analog | | | | | |
| VREF+ | | | | | Analog | A/D reference voltage (high) input. | | | | |
| RA4/T0CKI/C1OUT/ RCV | 6 | 23 | 23 | | | | | | | |
| RA4 | | | | 1/0 | ST | Digital I/O. | | | | |
| таскі | | | | - I | ST | Timer0 external clock input. | | | | |
| C1OUT | | | | 0 | _ | Comparator 1 output. | | | | |
| RCV | | | | | ΠL | External USB transcelver RCV input. | | | | |
| RA5/AN4/SS/ | 7 | 24 | 24 | | | | | | | |
| HLVDIN/C2OUT RAS | | | | 10 | ΠЦ | Pirate Lino | | | | |
| | | | | 10 | Analog | Digital I/O. Analog Input 4. | | | | |
| AN4 SS | | | | | | SPI slave select input. | | | | |
| HLVDIN | | | | i. | Analog | High/Low-Voltage Detect Input. | | | | |
| C2OUT | | | | 0 | - | Comparator 2 output. | | | | |
| RA6 | - | - | - | - | - | See the OSC2/CLKO/RA5 pin. | | | | |
| Legend: TTL = TTL c | ompatib | ie inpu | t | | . c | MOS = CMOS compatible input or output | | | | |
| ST = Schm | | er input | with CN | /08 le | | = input | | | | |
| O = Outpu | t. | | | | P | = Power | | | | |

TABLE 1-3: PIC18F4455/4550 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

 These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

© 2007 Microchip Technology Inc.

| Pin Name | PI | n Numi | yer: | Pin | Buffer | Decoription |
|--|----------------|----------|---------|-----------------------|---------------------------------|--|
| Pin Name | PDIP | QFN | TQFP | Туре | Туре | Decomption |
| RB0/AN12/INT0/ FLT0/SDI/SDA | 33 | 9 | 8 | | | PORTE is a bidirectional I/O port. PORTE can be software programmed for internal weak pull-ups on all inputs. |
| RBD AN12 INTD | | | | 10 | TTL Analog ST | Digital I/O. Analog input 12. External interrupt 0. |
| FLTD SDI SDA | | | _ | /0 | ST ST ST | Enhanced PWM Fault Input (ECCP1 module). SPI data in. I ² C™ data I/O. |
| RB1/AN1D/INT1/SCK/ SCL | 34 | 10 | a | | | |
| RB1 AN10 INT1 SCK SCL | | | | <u>6</u> – – <u>6</u> | TTL Analog ST ST ST | Digital I/O. Analog input 10. External interrupt 1. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode. |
| RB2/ANB/INT2/VMO RB2 | 35 | 11 | 10 | 1/0 | TTL | Dioital VO. |
| ANS INT2 VMO | | | | 20 | Analog ST | Analog Input 8. External Interrupt 2. External USB transceiver VMO output. |
| RB3/AN9/CCP2/VPO RB3 AN9 CCP2 ⁽¹⁾ VPO | 36 | 12 | 11 | 0 0 - 0 | TTL Analog ST | Digital VC. Analog Input 9. Capture 2 Input/Compare 2 output/PWM 2 output. External USB transceiver VPO output. |
| R54/AN11/KBI0/CSSPP R54 | 37 | 14 | 14 | 1/0 | TTL | Digital I/O. |
| AN11 KBID CSSPP | | | | 0 | Analog TTL — | Analog input 11. Interruption-change pin. SPP chip select control output. |
| RB5/KBH/PGM RB5 KBH PGM | 38 | 15 | 15 | 1/0 | TTL TTL ST | Digital VO. Interrupt-on-change pin. Low-Voltage ICSP ^{TA} Programming enable pin. |
| RB5/KBI2/PGC RB5 | 39 | 16 | 16 | 1/0 | TTL. | Digital I/O. |
| KBI2 PGC | | | | 1 1/0 | TTL ST | Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin. |
| R87/K8I3/PGD R87 | 40 | 17 | 17 | I/O | TTL | Digital I/O. |
| KBI3 PGD | | | | l I/O | TTL ST | Interruption-change pin. In-Circuit Debugger and ICSP programming data pin. |
| Legend: TTL - TTL o ST - Schmi O - Output | tt Trigge t | er input | with CA | | veis I P | - I shirti |
| Note 1: Atemate assi 2: Default assig | | | | | | nfiguration bit is cleared. Iouration bit is set. |

TABLE 1-3: PIC18F4455/4550 PINOUT I/O DESCRIPTIONS (CONTINUED)

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

 These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

D639632D-page 18

| Pin Name | PI | n Numi | ber | Pin | Buffer | Decorption | | | | |
|-----------------------------------|------|----------|---------|----------|-------------|---|--|--|--|--|
| FILL NALLO | PDIP | GFN | TQFP | Туре | Туре | Decarption | | | | |
| | | | | | | PORTC is a bidirectional I/O port. | | | | |
| RC0/T1080/T13CKI | 15 | 34 | 32 | | | | | | | |
| RC0 T1080 | | | | 01 | ST | Digital I/O. Timeni oscillator outout. | | | | |
| TIRCKI | | | | 1 | ST | Timer1/Timer3 external clock input. | | | | |
| RC1/T1OB/CCP2/ | 16 | 35 | 35 | | | | | | | |
| UOE | | | | | | | | | | |
| RC1 | | | | VD. | ST | Digital I/O. | | | | |
| T108I CCP2 ⁽²⁾ | | | | 1 | CMOS ST | Timeni osciliator input. Capture 2 input/Compare 2 output/PWM 2 output. | | | | |
| CCP2 ^{ee} | | | | 01 | 81 | External USB transceiver OE output. | | | | |
| RC2/CCP1/P1A | 17 | 36 | 36 | ~ | | | | | | |
| RC2 | | | | υo | ST | Digital I/O. | | | | |
| CCP1 | | | | UD. | ŝT | Capture 1 Input/Compare 1 output/PWM 1 output. | | | | |
| P1A | | | | 0 | TTL | Enhanced CCP1 PWM output, channel A. | | | | |
| RC4/D-/VM | 23 | 42 | 42 | | | | | | | |
| RC4 D- | | | | 1 | TTL | Digital input. USB differential minus line (input/putput). | | | | |
| U- VM | | | | 10 | - | USB dinerendal minus line (inputiouput). External USB transceiver VM input | | | | |
| RCS/D+//P | 74 | 43 | 43 | | | executive wave menancement and tights. | | | | |
| RC5 | | | | 1 | TTL | Digital Input. | | | | |
| D+ | | | | UO. | _ | USB differential plus line (input/output). | | | | |
| VP | | | | 1 | TTL | External USB transceiver VP Input. | | | | |
| RC6/TX/CK | 25 | 44 | 44 | | | | | | | |
| RC6 | | | | UO . | ST | Digital I/O. | | | | |
| TX CK | | | | 0 | at a | EUSART asynchronous transmit. EUSART synchronous clock (see RX/DT). | | | | |
| RC7/RX/DT/SDO | 26 | 1 | 1 | 10.00 | -01 | | | | | |
| RC7 | 20 | | | νo | ST | Digital I/O. | | | | |
| RX | | | | 1 | ST | EUSART asynchronous receive. | | | | |
| DT | | | | UD. | ST | EUSART synchronous data (see TX/CK). | | | | |
| SDO | | | | 0 | - | SPI data out. | | | | |
| Legend: TTL = TTL o ST = Schmi | | | | ar-10 I | | MOS = CMOS compatible input or output = input | | | | |
| SI = Schmi O = Outou | | er inpus | with Ca | n.35 (6) | veis i P | | | | | |

TABLE 1-3: PIC18F4455/4550 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Atemate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

 These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

© 2007 Microchip Technology Inc.

| Pin Name | Pl | n Numi | ber | Pin | Buffer | Becarinfion |
|-----------------------------------|---------|---------|--------|--|-----------|--|
| FILLBALLO | PDIP | QFN | TQFP | Туре | Туре | Description |
| | | | | | | PORTD is a bidirectional I/O port or a Streaming |
| | | | | | | Parallel Port (SPP). These pins have TTL input buffers when the SPP module is enabled |
| ROOKSEED | 19 | 38 | 38 | | | when the or r mouse is endued. |
| RDO | | | | I/O | ST | Digital I/O. |
| SPPD | | | | UO | TTL. | Streaming Parallel Port data. |
| RD1/SPP1 RD1 | 20 | 39 | 39 | 1.00 | 8T | |
| AD1 SPP1 | | | | 1/0 | 81 TTL | Digital I/O. Streaming Parallel Port data. |
| RO2/SPP2 | 21 | 40 | 40 | 10.000 | | ça carmışır arancırı oranaz. |
| RD2 | | | | 0/1 | ST | Digital I/O. |
| SPP2 | | | | I/O | TTL. | Streaming Parallel Port data. |
| RD3/8PP3 RD3 | 22 | 41 | 41 | 1/0 | ST | Diatal NO |
| ADS SPP3 | | | | 1/0 | 81 TTL | Streaming Parallel Port data. |
| RD4/SPP4 | 27 | 2 | 2 | 10 m r | | gerearing rate of a second |
| RD4 | | | | 01 | ST | Digital I/O. |
| SPP4 | | | | D/O | TTL | Streaming Parallel Port data. |
| ROS/SPP5/P1B ROS | 28 | 3 | 3 | 1/0 | ST | Diotal I/O |
| SPPS | | | | I/O | TTI | Streaming Parallel Port data. |
| P1B | | | | 0 | _ | Enhanced CCP1 PWM output, channel B. |
| RD6/SPP6/P1C | 29 | 4 | 4 | | | |
| RD6 | | | | 0/1 | ST | Digital I/O. |
| SPP6 P1C | | | | 01 | TTL | Streaming Parallel Port data. Enhanced CCP1 PWM output, channel C. |
| R07/SPP7/P1D | 30 | 5 | 5 | ner. | | and a second second of the second |
| RD7 | | - | | DO: | 8T | Digital I/O. |
| SPP7 | | | | I/O | TTL. | Streaming Parallel Port data. |
| P1D | | L | | 0 | | Enhanced CCP1 PWM output, channel D. |
| Legend: TTL = TTL c ST = Schm | | | | IOS ⊫ | | MOS - CMOS competible input or output - input |
| O – Outpu | | | | a an | P | |
| | | | | | | nfiguration bit is cleared. |
| Detault assin | oment i | inr CCP | 0 when | CORDE | 4X Conf | louration bit is set |

TABLE 1-3: PIC18F4455/4550 PINOUT I/O DESCRIPTIONS (CONTINUED)

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

3: These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the $\overline{\text{DEBUG}}$ Configuration bit is cleared.

| Pin Name | PI | n Numi | ber | Pin | Buffer | Decoription | | | |
|---|----------|-----------------|-------|-------|--------|---|--|--|--|
| Pin Name | PDIP | QFN | TQFP | Туре | Туре | Decorption | | | |
| | | | | | | PORTE is a bidirectional I/O port. | | | |
| REG/AN5/CK1SPP | 8 | 25 | 25 | | | | | | |
| REO | | | | 1/O | ST | Digital I/O. | | | |
| AN5 | | | | - I - | Analog | Analog Input 5. | | | |
| CK1SPP | | | | 0 | - | SPP clock 1 output. | | | |
| RE1/AN6/CK2SPP | 9 | 26 | 26 | | | | | | |
| RE1 | | | | 1/O | ST | Digital I/O. | | | |
| AN5 | | | | 1 | Analog | | | | |
| CK2SPP | | | | 0 | - | SPP clock 2 output. | | | |
| RE2/AN7/OESPP | 10 | 27 | 27 | | | | | | |
| RE2 | | | | 1/0 | ST | Digital I/O. | | | |
| AN7 OESPP | | | | 0 | Analog | | | | |
| | | | | - | - | SPP output enable output. | | | |
| RE3 | - | - | - | - | - | See MCLR/VPP/RE3 pin. | | | |
| Vss | 12, 31 | 6, 30, 31 | 6, 29 | P | - | Ground reference for logic and I/O pins. | | | |
| Voo | 11, 32 | 7, 8, 28, 29 | 7, 28 | P | - | Positive supply for logic and I/O pins. | | | |
| Vusa | 18 | 37 | 37 | 0 | - | Internal USB 3.3V voltage regulator output. | | | |
| NC/ICCK/ICPGC ⁽³⁾ | - | - | 12 | | | No Connect or dedicated ICD/ICSP™ port clock. | | | |
| ICCK | | | | 1/O | ST | in-Circuit Debugger clock. | | | |
| ICPGC | | | | 1/0 | ST | ICSP programming clock. | | | |
| NC/ICDT/ICPGD ⁽³⁾ | - | - | 13 | | | No Connect or dedicated ICD/ICSP port clock. | | | |
| ICDT | | | | 1/0 | ST | In-Circuit Debugger data. | | | |
| ICPGD | | | | 1/0 | ST | ICSP programming data. | | | |
| NC/ICRST/ICVpe(3) | - | - | 33 | | | No Connect or dedicated ICD/ICSP port Reset. | | | |
| ICRST | | | | - I | - | Master Clear (Reset) Input. | | | |
| ICVPP | | | | P | - | Programming voltage input. | | | |
| NC/ICPORTS ⁽³⁾ | - | - | 34 | P | - | No Connect or 28-pin device emulation. | | | |
| ICPORTS | | | | | | Enable 28-pin device emulation when connected | | | |
| | | | | | | to Vss. | | | |
| NC | - | 13 | - | - | - | No Connect. | | | |
| Legend: TTL = TTL c | | | | | | MOS - CMOS compatible input or output | | | |
| ST - Schmitt Trigger Input with CMOS levels I - Input | | | | | | | | | |
| O = Outpu | t. | | | | P | = Power | | | |

TABLE 1-3: PIC18F4455/4550 PINOUT VO DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

 These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

© 2007 Microchip Technology Inc.

5.2 PIC18 Instruction Cycle

5.2.1 CLOCKING SCHEME

The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1; the instruction is fetched from the program memory and latched into the instruction Register (IR) during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-3.


5.2.2 INSTRUCTION FLOW/PIPELINING

An "instruction Cycle" consists of four Q cycles: Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., dorto), then two cycles are required to complete the instruction (Example 5-3).


A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

FIGURE 5-3: CLOCK/INSTRUCTION CYCLE



EXAMPLE 5-3: INSTRUCTION PIPELINE FLOW



© 2007 Microchip Technology Inc.

DS39632D-page 61

APPENDIX D

Programming of Charge Controller

DEFINE OSC 4

define ADC_bits 8

define ADC_CLOCK 3

DEFINE ADC_SAMPLEUS 50

DEFINE LCD_DREG PORTB ' Set LCD data port to PORTB

DEFINE LCD_DBIT 4 ' Set data starting bit to 4

DEFINE LCD_RSREG PORTB' Set RS register port to PORTB

DEFINE LCD_RSBIT 3 ' Set RS register bit to 3

DEFINE LCD_EREG PORTB 'Set E register port

DEFINE LCD_EBIT 0 'Set E register bit to 0

DEFINE LCD_BITS 4 ' Set 4 bit operation

DEFINE LCD_LINES 2 ' Set number of LCD rows

define LCD_COMMANDUS 2000

DEFINE LCD_DATAUS 255

"START GREETING"

PAUSE 1000

LCDOUT \$FE,2," VOLTAGE "

Icdout \$FE,\$C0, " DETECTED "

PAUSE 3000

LCDOUT \$FE,1 'LCD CLEAR

LED var PORTD

OUTPUT PORTD.1

OUTPUT PORTD.2

OUTPUT PORTD.3

output PORTB.0

output PORTB.3

output PORTB.4

output PORTB.5

output PORTB.6

output PORTB.7

'i var byte

'j VAR BYTE

Res1 var word

Res var word

volts1 var word

volts2 var word

conv1 con 19

conv2 con 61

ADCON1 = %1110 'setting AN0 as analogue input

Pause 1000

ADCIN 0, res 'ANO -> Res

'ADCIN 1, RES1

LOOP:

if (rES < 228) then

' Icdout \$FE,1

Icdout \$FE,2, " 30%"

Lcdout \$FE,\$C0, "Battery Charging"

PAUSE 1000

HIGH PORTD.3 'RED LIGHT

LOW PORTD.1

LOW PORTD.2

GOTO LOOP1

pause 2000

GOTO LOOP

endif

if (RES => 255) theN

lcdout \$FE,1

lcdout \$FE,2, " 100% "

lcdout \$FE,\$C0, " VOLTAGE FULL "

PAUSE 1000

HIGH PORTD.1 'GREEN LIGHT

LOW PORTD.2

LOW PORTD.3

GOTO LOOP1

pause 2000

goto loop

ENDIF

LOOP2:

if (229 <= RES <= 244) then

lcdout \$FE,1

lcdout \$FE,2, " 60%"

Lcdout \$FE,\$C0, "VOLTAGE LOW"

PAUSE 1000

HIGH PORTD.2 'YELLOW LIGHT

LOW PORTD.1

LOW PORTD.3

GOTO LOOP1

pause 2000

GOTO LOOP

endif

GOTO LOOP

ADCIN 0,RES

LOOP1:

Volts1 = Res / conv1

Volts2 = Res / Conv2

Volts2 = Volts2 / 100

Volts1 = volts1 + volts2

LCDOUT \$FE,2,"V = " ,dec2 volts1, "V"


pause 1000

'goto loop

end

APPENDIX E

Flow Chart



REFERENCES

- Mitja Koprivsek, Development Trend of Residual Current Circuit Breakers, IEC 1008-1- Residual current operated circuit breakers, grad. Eng. Of el. Eng. ETI d.d. Izlake. 2004
- 2 SABS 767 Earth Leakage Protection Units, 1982
- 3 "Elektron", *ELECTRICAL SHOCK AND FIRE HAZARD PROTECTION CONQUERING THE LIMITATIONS*. September 1993.
- 4 Alvarion. *Lightning Protection*. (1-21) October 2005
- 5 Indo asian fusegear ltd. *Stopshock Residual Current Circuit Breaker*. (1-8) 2000
- 6 Suruhanjaya Tenaga. Prohibition on The Use Of Voltage Operand Earth Leakage Circuit Breaker (ELCB). Tuesday, 13 March 2007

APPENDIX A

AR-ELCB Programming

EARTH LEAKAGE CIRCUIT BREAKER WITH AN AUTO RE-CLOSER UNIT PROGRAMMING USING PICBASIC (MICROCODE STUDIO)

DEFINE OSC 20

DEFINE LCD_DREG PORTB DEFINE LCD_DBIT 4 DEFINE LCD_RSREG PORTB DEFINE LCD_RSBIT 3 DEFINE LCD_EREG PORTB DEFINE LCD_EBIT 0 DEFINE LCD_BITS 4 DEFINE LCD_LINES 2 DEFINE LCD_COMMANDUS 2000 DEFINE LCD_DATAUS 255

'Define ADCIN parameters
Define ADC_BITS 8 'Set number of bits in result
Define ADC_CLOCK 3 'Set clock source (3=rc)
Define ADC_SAMPLEUS 50 'Set sampling time in uS

data1 var byte i var byte j var byte adcon1=\$0e trisa= %00111111 trisb= %00100000 trisd= %00000000

main:

pause 1000 lcdout \$fe,\$80+4, "Tarmizi" lcdout \$fe,\$c0+4, "EC 05004"

pause 1000 lcdout \$fe,1

lcdout \$fe,\$80+1, "ELCB with Auto" lcdout \$fe,\$c0+1, "Re-Closer Unit"

pause 1000 lcdout \$fe,1

i=0

j=0

loop:

adcin 0,data1

```
if data1>$40 then
  low portb.2
  HIGH Portd.1
  lcdout $fe,1
  lcdout $fe,$80+2, "Protection Off"
  lcdout $fe,$c0, "Fault:Overcurent"
  pause 1000
  i=i+1
  if i=3 then goto stop1
```

else

high portb.2

low portd.1 lcdout \$fe,1 lcdout \$fe,\$80+2, "Protection ON" lcdout \$fe,\$c0+2, "Fault: None" pause 1000 j=j+1 if j>5 then i=0 count portd.2,5000,timer1 if timer1>5000 then i=0

endif

goto loop stop1: end


,

.

APPENDIX B

PIC18F4550 Microcontroller, Addressing Modes, and Instruction Set

PIC18F4550 MICROCONTROLLER, ADDRESSING MODES AND INSTRUCTION SET



28/40/44-Pin, High-Performance, Enhanced Flash, USB Microcontrollers with nanoWatt Technology

Universal Serial Bus Features:

- USB V2.0 Compliant
- · Low Speed (1.5 Mb/s) and Full Speed (12 Mb/s)
- Supports Control, Interrupt, Isochronous and Bulk Transfers
- · Supports up to 32 Endpoints (16 bidirectional)
- 1 Kbyte Dual Access RAM for USB
- On-Chip USB Transceiver with On-Chip Voltage Regulator
- Interface for Off-Chip USB Transceiver
- Streaming Parallel Port (SPP) for USB streaming transfers (40/44-pin devices only)

Power-Managed Modes:

- · Run: CPU on, peripherals on
- · Idle: CPU off, peripherals on
- · Sleep: CPU off, peripherals off
- Idle mode currents down to 5.8 µA typical
- Sleep mode currents down to 0.1 µA typical
- + Timer1 Oscillator: 1.1 μA typical, 32 kHz, 2V
- Watchdog Timer: 2.1 µA typical
- Two-Speed Oscillator Start-up

Flexible Oscillator Structure:

- Four Crystal modes, including High Precision PLL for USB
- Two External Clock modes, up to 48 MHz
- Internal Oscillator Block:
 - 8 user-selectable frequencies, from 31 kHz to 8 MHz
- User-tunable to compensate for frequency drift
- Secondary Oscillator using Timer1 @ 32 kHz
 Dual Oscillator options allow microcontroller and
- USB module to run at different clock speeds • Fail-Safe Clock Monitor:
 - Allows for safe shutdown if any clock stops

Peripheral Highlights:

- High-Current Sink/Source: 25 mA/25 mA
- Three External Interrupts
- Four Timer modules (Timer0 to Timer3)
- Up to 2 Capture/Compare/PWM (CCP) modules:
 Capture is 16-bit, max. resolution 5.2 ns (TCY/16)
- Compare is 16-bit, max. resolution 83.3 ns (TCY)
- PWM output: PWM resolution is 1 to 10-bit
- Enhanced Capture/Compare/PWM (ECCP) module:
 Multiple output modes
- Selectable polarity
- Programmable dead time
- Auto-shutdown and auto-restart
- Enhanced USART module:
 - LIN bus support
- Master Synchronous Serial Port (MSSP) module supporting 3-wire SPI (all 4 modes) and I²C[™] Master and Slave modes
- 10-bit, up to 13-channel Analog-to-Digital Converter module (A/D) with Programmable Acquisition Time
- Dual Analog Comparators with Input Multiplexing

Special Microcontroller Features:

- C Compiler Optimized Architecture with optional Extended Instruction Set
- 100,000 Erase/Write Cycle Enhanced Flash Program Memory typical
- 1,000,000 Erase/Write Cycle Data EEPROM Memory typical
- Flash/Data EEPROM Retention: > 40 years
- Self-Programmable under Software Control
- Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
- Programmable period from 41 ms to 131s
 Programmable Code Protection
- Single-Supply 5∨ In-Circuit Serial
- Programming[™] (ICSP[™]) via two pins
- In-Circuit Debug (ICD) via two pins
- · Optional dedicated ICD/ICSP port (44-pin devices only)
- Wide Operating Voltage Range (2.0V to 5.5V)

| | Prog | ram Memory | Data I | Memory | | | | | MSSP | | RT | ators | |
|------------|------------------|-------------------------------|-----------------|-------------------|-----|--------------------|-------------------|-----|------|-----------------------------|--------|---------|--------------------|
| Device | Flash (bytes) | # Single-Word Instructions | SRAM (bytes) | EEPROM (bytes) | I/O | 10-Bit A/D (ch) | CCP/ECCP (PWM) | SPP | SPI | Master I ² C™ | EAUSAI | Compara | Timers 8/16-Bit |
| PIC18F2455 | 24K | 12288 | 2048 | 256 | 24 | 10 | 2/0 | No | Y | Y | 1 | 2 | 1/3 |
| PIC18F2550 | 32K | 16384 | 2048 | 256 | 24 | 10 | 2/0 | No | Y | Y | 1 | 2 | 1/3 |
| PIC18F4455 | 24K | 12288 | 2048 | 256 | 35 | 13 | 1/1 | Yes | Y | Y | 1 | 2 | 1/3 |
| PIC18F4550 | 32K | 16384 | 2048 | 256 | 35 | 13 | 1/1 | Yes | Y | Y | 1 | 2 | 1/3 |

Preliminary


Pin Diagrams 28-PIn PDIP, SOIC 28 RE7/KEINPGD 8 NOLRWPHRE3 RADIAND -----REGISTERATION RES/KEH/PGM RA1/AN1 + ₿ 2 2 + RD4AN11/KDIO RA2/AN2/WEF-/CWEF = PIC18F2455 PIC18F2550 RA3MN3WEF+ 5 24 ↔ RESANSCOP2⁽¹⁾WPO RA4/TOCKI/C1OUT/RCV -23 RE2ANSINT2VMO 0 RASIAN4/SSHLVDIN/C2OUT -22 - REHANIGINTUSCK/SCL 21 REGANIZINTOFLTO/SDUSCA West-OSCI/CLKI- Woo OSC2/CLKO/RAS = 18E Ves R00/T1050/T130KI ïБ ROT/RX/DT/SDO 17 ROWTHOSHCOP2⁽¹⁾NOT ROMTXXCK 813 + ROSID=/VP + ROSID=/VP R02/00P1 + 10 14 15 Vusa 40-PIn PDIP MOLR/VHVRE3 R07/K0I3/PGD 40 H RAGIANO 39 RESKEIZ/PGC RA1/AN1 30 RESKEH/PGM RA2IAN2/WRIF-IC//RIF 37 RD4/AN11/KDIDICSSPP + RED/ANS/CCP2⁽¹⁾WPO RA3(AN3/WHEF+ 36 H RANTICK//CHOUT/ROV R02/ANMINT2/VMO зsБ RASIAN4/55/HEVDIN/C2OUT 34 RB1/AN1QINT1/SCK/SCL REGANIZINTOFLIDISEVSDA REDAMS/CK15PP PIC18F4455 PIC18F4550 33 9 10 RE1/AN5/CK25PP 32 1 - Moo RE2/AN7/OESPP эıЦ -Vist 11 30日 + R07/SPP7/P1D WDD V88 12 13 14 15 ≈‡i + RD6/SPP6/PIC OSCIVER ROSISPESIPID 20 1 OSC2/CLKO/RAG + RO4/SPP4 $27\overline{D}$ RC0T1050/T130KI RC7/RX/0T/SDO 26 16 17 RCIVT106VCCP2^{NVUOE} 25月 ROMTANCK RC2/CCP1/P1A 26日 RCSID+WP + RC4/D-WM **WARE** 18 25. ROOISPPO 19 ROMOPPS 22 R01/SPP1 20 21 RO2(SPP2) Note 1: RB3 is the alternate pin for CCP2 multiplesing.

D639632D-page 2

Preliminary

TABLE 1-1: DEVICE FEATURES PIC18F2465 PIC18F2660 PIC18F4650 Features PIC18F4466 DC-48 MHz DC - 48 MHz DC-48 MHz DC - 48 MHz Operating Frequency 32768 Program Memory (Bytes) 24576 32768 24576 12288 16384 12288 16384 Program Memory (Instructions) Data Memory (Bytes) 2048 2048 2048 2048 Data EEPROM Memory (Bytes) 256 256 256 256 Interrupt Sources 19 19 20 20 Ports A, B, C, (E) I/O Ports Ports A, B, C, (E) Ports A, B, C, D, E Ports A, B, C, D, E Timers 4 4 4 4 Capture/Compare/PWM Modules 2 2 1 4 Enhanced Capture/ 0 0 1 1 Compare/PWM Modules Serial Communications MSSP. MSSP. MSSP, MSSP. Enhanced USART Enhanced USART Enhanced USART Enhanced USART Universal Serial Bus (USB) 1 1 1 1 Module Streaming Parallel Port (SPP) No No Yes Yes 10-Bit Analog-to-Digital Module 10 Input Channels 10 Input Channels 13 Input Channels 13 Input Channels Comparators 2 2 2 2 Resets (and Delays) POR, BOR, POR, BOR, POR, BOR, POR, BOR, REPET Instruction, REFET Instruction, RECET Instruction. agent instruction, Stack Full. Stack Full. Stack Full Stack Full. Stack Underflow Stack Underflow Stack Underflow Stack Underflow (PWRT, OST), (PWRT, OST), (PWRT, OST), (PWRT, OST), MCLR (optional), MCLR (optional). MCLR (optional). MCLR (optional), WDT WDT WDT WDT Programmable Low-Voltage Yes Yes Yes Yes Detect Yes Programmable Brown-out Reset Yes Yes Yes Instruction Set 75 instructions: 75 instructions: 75 Instructions: 75 instructions: 83 with Extended 83 with Extended 83 with Extended 83 with Extended Instruction Set Instruction Set Instruction Set Instruction Set enabled enabled enabled enabled 40-pin PDIP Packages 28-pin PDIP 28-pin PDIP 40-pin PDIP 28-pin SOIC 28-pin SOIC 44-pin QFN 44-pin QFN 44-pin TQFP 44-pin TQFP

© 2007 Microchip Technology Inc.



© 2007 Microchip Technology Inc.

DS39632D-page 11

| Pin Name | Pin Number | Pin | Buffer | Description |
|--------------------------------|---------------|----------|--------|--|
| Pin Name | PDIP, SOIC | Туре | Туре | Decorption |
| MCLR/Vpp/RE3 | 1 | | | Master Clear (input) or programming voltage (input). |
| MOLR | | L 1. | ST | Master Clear (Reset) input. This pin is an active-low Reset to the device. |
| VPP | | P | | Programming voltage input. |
| RE3 | | 1 | ST | Digital Input. |
| OSC1/CLKI | 9 | | | Oscillator crystal or external clock input. |
| 0801 | | | Analog | |
| CLKI | | | Analog | |
| | | | | function OSC1. (See OSC2/CLKO pin.) |
| OSC2/CLKO/RA5 | 10 | | | Oscillator crystal or clock output. |
| 0802 | | 0 | - | Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. |
| CLKO | | 0 | - | In select modes, OSC2 pin outputs CLKO which has 1/4 the |
| | | | | frequency of OSC1 and denotes the instruction cycle rate. |
| RA6 | | 1/0 | TTL | General purpose I/O pin. |
| Legend: TTL = TTL co | | | | CMOS - CMOS compatible Input or output |
| ST = Schmit | | put with | CMOS k | |
| O = Output | | | | P = Power |

TABLE 1-2: PIC18F2455/2550 PINOUT I/O DESCRIPTIONS

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

D639632D-page 12

TABLE 1-3: PIC18F4455/4550 PINOUT I/O DESCRIPTIONS

| Pin Name | Pin Number | | | Pin | Buffer | Description | |
|---|------------|-----|------|------|------------------|---|--|
| FIII RAINO | PDIP | QFN | TQFP | Туре | Туре Туре | Decorption | |
| MCLR/Vpp/RE3 MCLR | 1 | 18 | 18 | I | ST | Master Clear (Input) or programming voltage (Input). Master Clear (Reset) input. This pin is an active-low Reset to the device. | |
| VPP RE3 | | | | û | ST | Programming voltage input. Digital input. | |
| OSC1/CLKI OSC1 CLKI | 13 | 32 | 30 | I | Analog Analog | | |
| OSC2/CLKO/RA6 OSC2 | 14 | 33 | 31 | 0 | - | Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. | |
| CLKD RAS | | | | 0 | — ттL | In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate. General purpose I/O pin. | |
| Legend: TTL - TTL compatible input CMOS - CMOS compatible input or output | | | | | | | |

ST = Schmitt Trigger Input with CMOS levels I = Input O = Output P = Power

Note 1: Atemate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

 These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

| Pin Name | PI | n Numi | ber | Pin | Buffer | Description | | |
|-------------------------|------|----------|---------|--------|------------------|--|--|--|
| Pin Name | PDIP | QFN | TQFP | Туре | Туре | Decoription | | |
| | | | | | | PORTA is a bidirectional I/O port. | | |
| RADIAND | 2 | 19 | 19 | | | | | |
| RAD | | | | 1/0 | TTL | Digital I/O. | | |
| AND | | | | - I | Analog | Analog Input 0. | | |
| RA1/AN1 | 3 | 20 | 20 | | | | | |
| RA1 | | | | 1/0 | TTL | Digital I/O. | | |
| AN1 | | | | 1 | Analog | Analog input 1. | | |
| RA2(AN2/VREF-/ CVREF | 4 | 21 | 21 | | | | | |
| RA2 | | | | νo | TTL | Digital I/O. | | |
| AN2 | | | | ĩ | Analog | | | |
| VREF- | | | | i. | Analog | A/D reference voltage (low) input. | | |
| CVREF | | | | 0 | Analog | Analog comparator reference output. | | |
| RA3/AN3/VREP+ | 5 | 22 | 22 | | | | | |
| RA3 | | | | 1/0 | TTL | Digital I/O. | | |
| AN3 VREF+ | | | | | Analog Analog | Analog input 3. A/D reference voltage (high) input. | | |
| RA4/T0CK//C1OUT/ | 6 | 23 | 23 | · · | Analog | A contreference voltage (righ) input. | | |
| RCV | ° | 23 | 23 | | | | | |
| R.44 | | | | 1/0 | ST | Digital I/O. | | |
| таскі | | | | - I - | ST | Timer0 external clock input. | | |
| C1OUT | | | | 0 | _ | Comparator 1 output. | | |
| RCV | | | | 1 | ΠL | External USB transceiver RCV input. | | |
| RAS/AN4/SS/ | 7 | 24 | 24 | | | | | |
| HLVDIN/C2OUT RAS | | | | νo | ΠЦ | Digital I/O. | | |
| AN4 | | | | Ĩ | Analog | | | |
| SS | | | | i. | TTL | SPI slave select input. | | |
| HLVDIN | | | | - I - | Analog | | | |
| C2OUT | | | | 0 | - | Comparator 2 output. | | |
| RA6 | - | - | - | - | - | See the OSC2/CLKO/RA5 pin. | | |
| | • | | | | | | | |
| ST = Schr O = Outo | | er input | with Ch | NOS le | vels I P | - inper | | |
| O = Output P = Power | | | | | | | | |

TABLE 1-3: PIC18F4455/4550 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORT8, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

© 2007 Microchip Technology Inc.

Preliminary

DS39632D-page 17

TABLE 1-3: PIC18F4455/4550 PINOUT I/O DESCRIPTIONS (CONTINUED)

| Pin Name | PI | n Numi | oer | Pin | Buffer | Bescription | | |
|--|--|--------|------|----------------|---------------|---|--|--|
| | PD P | QFN | TQFP | Туре | Туре | Loosen puton | | |
| | | | | | | PORTB is a bidirectional I/O port. PORTB can be software | | |
| | | _ | _ | | | programmed for internal weak pull-ups on all inputs. | | |
| R90/AN12/INT0/ FLT0/8DI/8DA | 33 | 9 | 8 | | | | | |
| RBD | | | | 1/0 | TTL | Digital VO. | | |
| AN12 | | | | 1 | Analog | | | |
| INTO FLTO | | | | | ST ST | External Interrupt 0. Enhanced PWM Fault Input (ECCP1 module). | | |
| SDI | | | | i | ST | SPI data in. | | |
| SDA | | | | 1/0 | ST | l ² C [™] data I/O. | | |
| RB1/AN10/INT1/SCK/ SCL | 34 | 10 | 9 | | | | | |
| RB1 | | | | 1/0 | TTL | Digital I/O. | | |
| AN10 | | | | 1 | Analog | | | |
| INT1 SCK | | | | 1/0 | ST ST | External Interrupt 1. Synchronous serial clock input/output for SPI mode. | | |
| SCL | | | | 1/0 | ST | Synchronous serial clock input/output for I ² C mode. | | |
| RB2/ANB/INT2/VMO | 35 | 11 | 10 | | | | | |
| R82 | | | | 1/0 | TTL | Digital VO. | | |
| ANS INT2 | | | | | Analog ST | Analog Input 8. Evternal Interrupt 2 | | |
| VMO | | | | ò | - | External USB transceiver VMO output. | | |
| RB3/AN9/CCP2/VPO | 36 | 12 | 11 | | | | | |
| RB3 | | | | D/O | TTL | Digital MO. | | |
| AN9 CCP2 ⁽¹⁾ | | | | 10 | Analog ST | Analog Input 9. Capture 2 Input/Compare 2 output/PWM 2 output. | | |
| VPO | | | | õ | _ | External USB transceiver VPO output. | | |
| RE4/AN11/KBI0/CSSPP | 37 | 14 | 14 | | | | | |
| RB4 | | | | 1/O | TTL | Digital VO. | | |
| AN11 KBID | | | | | Analog TTL | Analog input 11. Interrupt-on-change pin. | | |
| CSSPP | | | | Ó | _ | SPP chip select control output. | | |
| R85/KBH/PGM | 38 | 15 | 15 | | | | | |
| RB5 KBH | | | | 1/0 | TTL TTL | Digital I/O. Interrupt-on-change pin. | | |
| PGM | | | | 1/0 | ST | Low-Voltage ICSP TM Programming enable pin. | | |
| RB5/KBI2/PGC | 39 | 16 | 16 | 10 5 -7 | Ser 1 | entry concepts reached in register annung concerts, prins | | |
| RBS | | | | 0/1 | TTL | Digital I/O. | | |
| KBI2 | | | | 1 | TTL | Interrupt-on-change pin. | | |
| PGC RR7/KBI3/PGD | 40 | 17 | 17 | 1/0 | ST | In-Circuit Debugger and ICSP programming clock pin. | | |
| RB7 | 40 | 1.7 | 1.6 | 1/0 | TTL | Digital I/O. | | |
| KBI3 | | | | I | TTL | Interrupt-on-change pin. | | |
| PGD | | | | 1/0 | ST | In-Circuit Debugger and ICSP programming data pin. | | |
| Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Triager input with CMOS levels = input | | | | | | | | |
| O = Output P = Power | | | | | | | | |
| | Note 1: Attemate assignment for CCP2 when CCP2MX Configuration bit is cleared. | | | | | | | |
| | | | | | | iguration bit is set. | | |
| | | | | | | figuration bit is set. For NC/ICPORTS, the pin is No Sourcefing bit is cleared | | |
| Connect unless ICPRT is set and the DEBUG Configuration bit is cleared. | | | | | | | | |

D639632D-page 18

| Pin Name | PI | n Numi | ber | Pin Buffer Type Type | CONTRACTOR OF STREET | Description |
|-----------------------|----------|----------|---------|-------------------------|----------------------|--|
| | PDIP | QFN | T@FP | | Division (provide) | |
| | | | | | | PORTC is a bidirectional I/O port. |
| RC0/T1080/T13CKI | 15 | 34 | 32 | | | |
| RCD T1090 | | | | 01 | ST | Digital I/O. Timeni oscillator outout. |
| TIBCKI | | | | 0 | st | Timert oscillator output. Timert/Timer3 external clock input |
| PC1/T108//CCP2/ | 16 | 35 | 35 | | 01 | time to time a external clock tipor. |
| JOE | 110 | 20 | 20 | | | |
| RC1 | | | | μo | ST | Digital I/O. |
| T108I | | | | 1 | CMOS | Timer1 oscillator input. |
| CCP2 ⁽²⁾ | | | | UD | ST | Capture 2 input/Compare 2 output/PWM 2 output. |
| UGE | | | | 0 | | External USB transcelver OE output. |
| RC2/CCP1/P1A | 17 | 36 | 36 | | | |
| RC2 | | | | UO. | ST | Digital I/O. |
| CCP1 P1A | | | | 01 | ST TTL | Capture 1 input/Compare 1 output/FWM 1 output. Enhanced CCP1 FWM output, channel A. |
| RCAID-MM | 23 | 47 | 47 | 0 | 1.115 | Enhances war i Pwar output, channel A. |
| RC4 | 23 | 42 | 42 | | TTL | Digital Input. |
| D- | | | | 10 | | USB differential minus line (input/output). |
| VM | | | | 1 | TTL | External USB transceiver VM Input. |
| RC5/D+/VP | 24 | 43 | 43 | | | |
| RC5 | | | | 1 | TTL | Digital Input. |
| D+ | | | | UO - | — | USB differential plus line (input/output). |
| VP | | | | | TTL | External USB transceiver VP Input. |
| RC6/TX/CK | 25 | 44 | 44 | | | |
| RC6 | | | | UO . | ST | Digital I/O. |
| TX CK | | | | 0 10 | ā. | EUSART asynchronous transmit. EUSART synchronous clock (see EX/DT). |
| CIN. RC7/RX/DT/9DO | 26 | 1 | 1 | 1992 | -01 | Contract synchronous clock (see PARST). |
| RC7 | 26 | 1 | П | 105 | ST | Digital I/O. |
| RX | | | | 1 | ST | EUSART asynchronous receive. |
| DT | | | | υò. | ST | EUSART synchronous data (see TX/CK). |
| SDO | | | | 0 | — | SPI data out. |
| Legend: TTL = TTL c | | | | | | MOS = CMOS compatible input or output |
| ST - Schm | it Trigo | er input | with CA | /OS le: | vels II. | – Input |

TABLE 1-3: PIC18F4455/4550 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

 These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

© 2007 Microchip Technology Inc.

| Pin Name | Pin Number | | | Pin | Buffer | Description | | |
|---|---|-----|------|-----------|------------|--|--|--|
| Fill Ballio | PDIP | QFN | TQFP | Туре Туре | Decemption | | | |
| | | | | | | PORTD is a bidirectional I/O port or a Streaming Parallel Port (SPP). These pins have TTL input buffers | | |
| | | | | | | when the SPP module is enabled | | |
| RONSPEN | 19 | 38 | 38 | | | when the one inducers enduled. | | |
| 800 | 15 | .50 | 20 | 1/0 | ST | Digital I/O | | |
| SPP0 | | | | 1/0 | TTL | Streaming Parallel Port data. | | |
| R01/SPP1 | 20 | 79 | 29 | 10 Sec | | gereartinger aranert en ease. | | |
| R01 | 20 | 20 | 20 | 165 | ST | Dioital I/O. | | |
| SPP1 | | | | 1/0 | TTL | Streaming Parallel Port data. | | |
| RO2/SPP2 | 21 | 40 | 40 | | | | | |
| RD2 | | | | 165 | ST | Digital I/O. | | |
| SPP2 | | | | 10 | TTL | Streaming Parallel Port data. | | |
| ROWSPES | 22 | 41 | 41 | | | | | |
| RD3 | | | | 1/0 | ST | Dioltal I/O. | | |
| SPP3 | | | | 1/0 | TTL | Streaming Parallel Port data. | | |
| RD4/SPP4 | 27 | 2 | 2 | | | · - | | |
| RD4 | | _ | _ | 1/0 | ST | Dioltal I/O. | | |
| SPP4 | | | | U/O | TTL | Streaming Parallel Port data. | | |
| RDS/SPP5/P1B | 28 | 3 | 3 | | | | | |
| RD5 | | | | 1/0 | ST | Digital I/O. | | |
| 8PPS | | | | - I/O | TTL. | Streaming Parallel Port data. | | |
| P1B | | | | 0 | — | Enhanced CCP1 PWM output, channel 8. | | |
| RD6/SPP6/P1C | 29 | 4 | 4 | | | | | |
| RD6 | | | | D/O | ST | Digital I/O. | | |
| SPIP6 | | | | D/D | TTL. | Streaming Parallel Port data. | | |
| P1C | | | | 0 | — | Enhanced CCP1 PWM output, channel C. | | |
| RD7/\$PP7/P1D | 30 | 5 | 5 | | | | | |
| RD7 | | | | 1/0 | 8T | Digital I/O. | | |
| SPP7 P1D | | | | 10 | TTL. | Streaming Parallel Port data. | | |
| | <u> </u> | | | 0 | | Enhanced CCP1 PWM output, channel D. | | |
| Legend: TTL = TTL compatible input CMOS = CMOS = CMOS compatible input or output ST = Schmitt Triager input with CMOS levels = input | | | | | | | | |
| | ST = Schmitt Trigger Input with CMOS levels I = Input O = Output P = Power | | | | | | | |
| | | | | | | | | |

TABLE 1-3: PIC18F4455/4550 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

 These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

| Pin Name | Pin Number | | | | Buffer | Description |
|------------------------------|------------|--------------|-------|--------|--------|---|
| | PDIP | QFN | TQFP | Туре | Туре | Development |
| | | | | | | PORTE is a bidirectional I/O port. |
| RE0/AN5/CK1SPP | 8 | 25 | 25 | | | |
| REO | 1 | | | 1/O | ST | Digital I/O. |
| AN5 | 1 | | | - I - | Analog | Analog Input 5. |
| CK1SPP | 1 | | | 0 | - | SPP clock 1 output. |
| RE1/AN6/CK2SPP | 9 | 26 | 26 | | | |
| RE1 | 1 | | | UO. | ST | Digital I/O. |
| AN5 | 1 | | | - I - | Analog | Analog Input 6. |
| CK2SPP | 1 | | | 0 | - | SPP clock 2 output. |
| RE2/AN7/OE8PP | 10 | 27 | 27 | | | |
| RE2 | | | | νo | ST | Digital I/O. |
| AN7 | 1 | | | - I - | Analog | Analog input 7. |
| OESPP | 1 | | | 0 | - | SPP output enable output. |
| RE3 | - | - | - | _ | - | See MCLR/VPP/RE3 pin. |
| Vss | 12, 31 | 6, 30, | 6, 29 | P | - | Ground reference for logic and I/O pins. |
| | | 31 | | | | |
| Voo | 11, 32 | 7, 8, 28, 29 | 7,28 | P | - | Positive supply for logic and I/O pins. |
| Vusa | 18 | 37 | 37 | 0 | - | Internal USB 3.3V voltage regulator output. |
| NC/ICCK/ICPGC(3) | _ | _ | 12 | | | No Connect or dedicated ICD/ICSP™ port clock. |
| ICCK | 1 | | | νo | ST | in-Circuit Debugger clock. |
| ICFGC | 1 | | | μo | ST | ICSP programming clock. |
| NC/ICDT/ICPGD ⁽³⁾ | - 1 | - | 13 | | | No Connect or dedicated ICD/ICSP port clock. |
| ICDT | 1 | | | νo | ST | In-Circuit Debugger data. |
| ICPGD | 1 | | | νo | ST | ICSP programming data. |
| NC/ICRST/ICVpp(3) | - | _ | 33 | | | No Connect or dedicated ICD/ICSP port Reset. |
| ICRST | 1 | | | | _ | Master Clear (Reset) Input. |
| ICVPP | 1 | | | P. | - | Programming votage input. |
| NC/ICPORTS ^[3] | - | - | 34 | P | - | No Connect or 28-pin device emulation. |
| ICPORTS | 1 | | | | | Enable 28-pin device emulation when connected |
| | 1 | | | | | to Visis. |
| NC | - | 13 | - | - | - | No Connect. |
| Legend: TTL = TTL c | ompatib | ie input | t | | | MOS - CMOS compatible input or output |
| ST = Schm | | | | IOS le | | = input |
| O = Outou | | | | | P | Power |

TABLE 1-3: PIC18F4455/4550 PINOUT I/O DESCRIPTIONS (CONTINUED)

© 2007 Microchip Technology Inc.

 These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

2.0 OSCILLATOR CONFIGURATIONS

2.1 Overview

Devices in the PIC18F2455/25504455/4550 family incorporate a different oscillator and microcontroller clock system than previous PIC18F devices. The addition of the USB module, with its unique requirements for a stable clock source, make it necessary to provide a separate clock source that is compilant with both USB low-speed and full-speed specifications.

To accommodate these requirements, PIC18F2455/ 2550/4455/4550 devices include a new clock branch to provide a 48 MHz clock for full-speed USB operation. Since it is driven from the primary clock source, an additional system of prescalers and postscalers has been added to accommodate a wide range of oscillator frequencies. An overview of the oscillator structure is shown in Figure 2-1.

Other oscillator features used in PIC18 enhanced microcontrollers, such as the internal oscillator block and clock switching, remain the same. They are discussed later in this chapter.

2.1.1 OSCILLATOR CONTROL

The operation of the oscillator in PIC18F2455/2550/ 4455/4550 devices is controlled through two Configuration registers and two control registers. Configuration registers, CONFIG1L and CONFIG1H, select the oscillator mode and USB prescaler/postscaler options. As Configuration bits, these are set when the device is programmed and left in that configuration until the device is reprogrammed.

The OSCCON register (Register 2-2) selects the Active Clock mode; It is primarily used in controlling clock switching in power-managed modes. Its use is discussed in Section 2.4.1 "Oscillator Control Register".

The OSCTUNE register (Register 2-1) is used to trim the INTRC frequency source, as well as select the low-frequency clock source that drives several special features. Its use is described in Section 2.2.5.2 "OSCTUNE Register".

2.2 Oscillator Types

PIC18F2455/2550/4455/4550 devices can be operated in twelve distinct oscillator modes. In contrast with previous PIC18 enhanced microcontrollers, four of these modes involve the use of two oscillator types at once. Users can program the FOSC3:FOSC0 Configuration bits to select one of these modes:

- 1. XT Crystal/Resonator
- 2. XTPLL Crystal/Resonator with PLL enabled
- 3. HS High-Speed Crystal/Resonator
- HSPLL High-Speed Crystal/Resonator with PLL enabled
- 5. EC External Clock with Foso/4 output
- 6. ECIO External Clock with I/O on RA6
- ECPLL External Clock with PLL enabled and F060/4 output on RA6
- ECPIO External Clock with PLL enabled, I/O on RAS
- INTHS Internal Oscillator used as microcontroller clock source, HS Oscillator used as USB clock source
- INTXT Internal Oscillator used as microcontroller clock source, XT Oscillator used as USB clock source
- INTIO Internal Oscillator used as microcontroller clock source, EC Oscillator used as USB clock source, digital VO on RA6
- INTCKO Internal Oscillator used as microcontroller clock source, EC Oscillator used as USB clock source, Fosci4 output on RA5
- 2.2.1 OSCILLATOR MODES AND USB OPERATION

Because of the unique requirements of the USB module, a different approach to clock operation is necessary. In previous PIC[®] devices, all core and peripheral clocks were driven by a single oscillator source; the usual sources were primary, secondary or the internal oscillator. With PIC18F245S25504455/4550 devices, the primary oscillator becomes part of the USB module and cannot be associated to any other clock source. Thus, the USB module must be clocked from the primary clock source; however, the microcontroller core and other peripherals can be separately clocked from the secondary or internal oscillators as before.


Because of the timing requirements imposed by USB, an internal clock of either 6 MHz or 48 MHz is required while the USB module is enabled. Fortunately, the microcomboiler and other peripherals are not required to run at this clock speed when using the primary oscillator. There are numerous options to achieve the USB module clock requirement and still provide flexibilty for clocking the rest of the device from the primary oscillator source. These are detailed in Section 2.3 "Oscillator Settings for USB".

© 2007 Microchip Technology Inc.

Preliminary

DS39632D-page 23





D639632D-page 24

Preliminary

2.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

in HS, HSPLL, XT and XTPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-2 shows the pin connections.

The oscillator design requires the use of a parallel cut crystal.

| Note: | Use of a series cut crystal may give a fre- quency out of the crystal manufacturer's specifications. |
|-------|--|
| | |

FIGURE 2-2:

CRYSTAL/CERAMIC RESONATOR OPERATION (XT, HS OR HSPLL CONFIGURATION)




TABLE 2-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS

| Typical Capacitor Values Used: | | | | | | | |
|--------------------------------|----------|-------|-------|--|--|--|--|
| Mode | Freq | 0801 | OSC2 | | | | |
| XT | 4.0 MHz | 33 pF | 33 pF | | | | |
| HS | 8.0 MHz | 27 pF | 27 pF | | | | |
| | 16.0 MHz | 22 pF | 22 pF | | | | |
| | | | | | | | |

Capacitor values are for design guidance only.

These capacitors were tested with the resonators listed below for basic start-up and operation. These values are not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected Vb0 and temperature range for the application.

See the notes following Table 2-2 for additional information.

| Reconators Used: |
|------------------|
| 4.0 MHz |
| 8.0 MHz |
| 16.0 MHz |

TABLE 2-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

| Осо Туре | Crystal Freg | Typical Capacitor Values Tested: | | | | |
|--|-----------------|-------------------------------------|-------|--|--|--|
| | FIEQ | C1 | C2 | | | |
| ХТ | 4 MHz | 27 pF | 27 pF | | | |
| HS | 4 MHz | 27 pF | 27 pF | | | |
| | 8 MHz | 22 pF | 22 pF | | | |
| | 20 MHz | 15 pF | 15 pF | | | |
| Capacitor values are for design guidance only. | | | | | | |

These capacitors were tested with the crystals listed below for basic start-up and operation. These values are not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected Vbb and temperature range for the application.

See the notes following this table for additional information.

| Crystals Used: |
|----------------|
| 4 MHz |
| 8 MHz |
| 20 MHz |

- Note 1: Higher capacitance increases the stability of oscillator but also increases the start-up time.
 - When operating below 3V Vbb, or when using certain ceramic resonators at any voltage, it may be necessary to use the HS mode or switch to a crystal oscillator.
 - Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - Rs may be required to avoid overdriving crystals with low drive level specification.
 - Aways verify oscillator performance over the Vob and temperature range that is expected for the application.

An internal postscaler allows users to select a clock frequency other than that of the crystal or resonator. Frequency division is determined by the CPUDIV Configuration bits. Users may select a clock frequency of the oscillator frequency, or 1/2, 1/3 or 1/4 of the frequency.

An external clock may also be used when the microcontroller is in HS Oscillator mode. In this case, the OSC2/CLKO pin is left open (Figure 2-3).


© 2007 Microchip Technology Inc.

Preliminary

DS39632D-page 25

FIGURE 2-3:

EXTERNAL CLOCK INPUT OPERATION (HS OSC CONFIGURATION)




2.2.3 EXTERNAL CLOCK INPUT

The EC, ECIO, ECPLL and ECPIO Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.


In the EC and ECPLL Oscillator modes, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-4 shows the pin connections for the EC Oscillator mode.




EXTERNAL CLOCK INPUT OPERATION (EC AND ECPLL CONFIGURATION)



The ECIO and ECPIO Oscillator modes function like the EC and ECPLL modes, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 2-5 shows the pin connections for the ECIO Oscillator mode.





The internal postscaler for reducing clock frequency in XT and HS modes is also available in EC and ECIO modes.


2.2.4 PLL FREQUENCY MULTIPLIER


PIC18F2455/2550/4255/4550 devices include a Phase Locked Loop (PLL) circuit. This is provided specifically for USB applications with lower speed oscillators and can also be used as a microcontroller clock source.

The PLL is enabled in HSPLL, XTPLL, ECPLL and ECPIO Oscillator modes. It is designed to produce a fixed 96 MHz reference clock from a fixed 4 MHz input. The output can then be divided and used for both the USB and the microcontroller core clock. Because the PLL has a fixed frequency input and output, there are eight prescaling options to match the oscillator input frequency to the PLL.

There is also a separate postscaler option for deriving the microcontroller clock from the PLL. This allows the USB peripheral and microcontroller to use the same oscillator input and still operate at different clock speeds. In contrast to the postscaler for XT, HS and EC modes, the available options are 1/2, 1/3, 1/4 and 1/6 of the PLL output.

The HSPLL, ECPLL and ECPIO modes make use of the HS mode oscillator for frequencies up to 48 MHz. The prescaler divides the oscillator input by up to 12 to produce the 4 MHz drive for the PLL. The XTPLL mode can only use an input frequency of 4 MHz which drives the PLL directly.





D639632D-page 26

4.0 RESET

The PIC18F2455/2550/4455/4550 devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power-managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- asset instruction
- g) Stack Full Reset
- h) Stack Underflow Reset


This section discusses Resets generated by MCLR, POR and BOR and covers the operation of the various start-up timers. Stack Reset events are covered in Soction 6.1.2.4 "Stack Full and Underflow Resets". WDT Resets are covered in Section 25.2 "Watchdog Timer (WDT)". A simplified block diagram of the on-chip Reset circuit is shown in Figure 4-1.

4.1 RCON Register

Device Reset events are tracked through the RCON register (Register 4-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be cleared by the event and must be set by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in Section 4.8 "Reset State of Registers".

The RCON register also has control bits for setting interrupt priority (IPEN) and software control of the BOR (SBOREN). Interrupt priority is discussed in Section 9.0 "Interrupts". BOR is covered in Section 4.4 "Brown-out Reset (BOR)".





4.2 Master Clear Reset (MCLR)

The MCLR pin provides a method for triggering an external Reset of the device. A Reset is generated by holding the pin low. These devices have a noise filter in the MCLR Reset path which detects and ignores small pulses.

The MCLR pin is not driven low by any internal Resets, including the WDT.

In PIC18F2455/2550/4455/4550 devices, the MCLR input can <u>be disabled</u> with the MCLRE Configuration bit. When MCLR is disabled, the pin becomes a digital input. See Section 10.5 "PORTE, TRISE and LATE Registers" for more information.

4.3 Power-on Reset (POR)


A Power-on Reset pulse is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.

To take advantage of the POR circuitry, tie the MCLR pin through a resistor (1 k Ω to 10 k Ω) to Vbb. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for Vbb is specified (parameter D004, Seotion 28.1 "DC Charaoteristics"). For a slow rise time, see Figure 4-2.

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

POR events are captured by the POR bit (RCON<1>). The state of the bit is set to 'o' whenever a POR occurs; it does not change for any other Reset event. POR is not reset to '1' by any hardware event. To capture multiple events, the user manually resets the bit to '1' in software following any POR. FIGURE 4-2:

EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW Voo POWER-UP)



 R1 ≥ 1 kΩ will limit any current flowing into MCLR from external capacitor C, in the event of MCLR/VPP pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstness (EOS).

5.0 MEMORY ORGANIZATION

There are three types of memory in PIC18 enhanced microcontroller devices:

- Program Memory
- Data RAM
- Data EEPROM

As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device, since it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Flash program memory is provided in Section 6.0 "Flash Program Memory". Data EEPROM is discussed separately in Section 7.0 "Data EEPROM Memory".

5.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all 'o's (a NOP instruction).

The PIC18F2455 and PIC18F4455 each have 24 Kbytes of Flash memory and can store up to 12,288 single-word instructions. The PIC18F2550 and PIC18F4550 each have 32 Kbytes of Flash memory and can store up to 16,384 single-word instructions.

PIC18 devices have two interrupt vectors. The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

The program memory maps for PIC18FX455 and PIC18FX550 devices are shown in Figure 5-1.




FIGURE 5-1: PROGRAM MEMORY MAP AND STACK FOR PIC18F2455/2550/4455/4550 DEVICES

© 2007 Microchip Technology Inc.

Preliminary

DS39632D-page 57

5.1.1 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU register are performed through the PCLATU register.

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see Section 5.1.4.1 "Computed GOTO").

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of 'o'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, BCALL and GOTO program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

5.1.2 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a cALL or XCALL instruction is executed or an interrupt is Acknowledged. The PC value is pulled of the stack on a astroix, astrix or a strate instruction. PCLATU and PCLATH are not affected by any of the astroix or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a S-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the Top-of-Stack Special Function Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack. The Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A BATCHAR type instruction causes a pop from the stack. The contents of the location pointed to by the STIGPTR are transferred to the PC and then the Stack Pointer is decremented.


The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000'; this is only a Reset value. Status bits indicate if the stack is full, has overflowed or has underflowed.

5.1.2.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 5-2). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user-defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.

FIGURE 5-2: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



D639632D-page 58

Preliminary

5.2 PIC18 Instruction Cycle

5.2.1 CLOCKING SCHEME

The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1; the instruction is fetched from the program memory and latched into the instruction Register (IR) during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-3.


5.2.2 INSTRUCTION FLOW/PIPELINING

An "instruction Cycle" consists of four Q cycles: Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., dorto), then two cycles are required to complete the instruction (Example 5-3).

A fetch cycle begins with the Program Counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

FIGURE 5-3: CLOCK/INSTRUCTION CYCLE



EXAMPLE 5-3: INSTRUCTION PIPELINE FLOW

| | TOYO | Toy1 | Toy2 | TCY3 | Toy4 | TCY5 | |
|--|-----------|-----------|-----------|------|-------------|---------------|--|
| 1. MOVIN EEL | Fetch 1 | Execute 1 | | | • | | |
| 2. MOVNE PORTE | | Fetch 2 | Execute 2 | [| - | | |
| 3. BRA STE_1 Fetch 3 Execute 3 | | | | | | | |
| 4. ESF POSTA, E272 (Porced SOP) Fetch 4 Flush (NOP) | | | | | | | |
| 5. Instruction 8 addr | eau SUB_1 | | | | Fetch SUB_1 | Execute SUB_1 | |
| Note: All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed. | | | | | | | |

5.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes, instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSb = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSb will always read '0' (see Section 6.1.1 "Program Counter").

Figure 5-4 shows an example of how instruction words are stored in the program memory. The CALL and GOTO Instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 5-4 shows how the instruction, GOTO GOOGE, is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. Section 28.0 "instruction set. Summary" provides further details of the instruction set.

|--|

| | | | LSB = 1 | LSB = 0 | Word Address |
|----------------|------------|------------|---------|---------|--------------|
| | Program M | | | | 000000h |
| | Byte Locat | ions → | | | 000002h |
| | | [| | | 000004h |
| | | [| | | 000008h |
| Instruction 1: | MOVEN | 05 Sh | OFh | 55h | 000008h |
| Instruction 2 | COTO | 0006h | EFh | 03h | 00000Ah |
| | | [| Füh | 00h | 00000Ch |
| Instruction 3: | MOVER | 127h, 456h | C1h | 23h | 00000Eh |
| | | | F4h | 56h | 000010h |
| | | [| | | 000012h |
| | |] | | | 000014h |

5.2.4 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has four two-word instructions: CALL, NOVFF, GOTO and LEFF. In all cases, the second word of the instructions always has '1111' as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSbs of an instruction specifies a special form of xoz. If the instruction is executed in proper sequence, immediately after the first word, the data in the second word is accessed and used by the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a sop is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 5-4 shows how this works.


Note: See Section 6.6 "Program Memory and the Extended Instruction Set" for information on two-word instruction in the extended instruction set.

EXAMPLE 5-4: TWO-WORD INSTRUCTIONS

| CASE 1: | | | | | |
|---------------------|---|--|--|--|--|
| Object Code | Source Code | | | | |
| 0110 0110 0000 0000 | TETFEE REG1 ; is RAM location 07 | | | | |
| 1100 0001 0010 0011 | MOVFF REG1, REG2 ; No, skip this word | | | | |
| 1111 0100 0101 0110 | ; Execute this word as a NOP | | | | |
| 0010 0100 0000 0000 | ADDMF REG1 ; continue code | | | | |
| CASE 2: | | | | | |
| Object Code | Source Code | | | | |
| 0110 0110 0000 0000 | TETPSE REG1 ; is RAM location 07 | | | | |
| 1100 0001 0010 0011 | MONFF REG1, REG2 ; Yes, execute this word | | | | |
| 1111 0100 0101 0110 | ; 2nd word of instruction | | | | |
| 0010 0100 0000 0000 | ADDNF REG1 ; continue code | | | | |


D639632D-page 62

Preliminary



D639632D-page 64

Preliminary



5.3.3 ACCESS BANK

While the use of the BSR, with an embedded 8-bit address, allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-SFh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. The upper half is where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 5-5).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is 'o', however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST Configuration bit = 1). This is discussed in more detail in Section 5.8.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

5.3.4 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

© 2007 Microchip Technology Inc.

DS39632D-page 65

10.0 I/O PORTS


Depending on the device selected and features enabled, there are up to five ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Each port has three registers for its operation. These registers are:

- TRIS register (data direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (output latch)

The Data Latch register (LATA) is useful for readmodify-write operations on the value driven by the I/O pins.

A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 10-1.



10.1 PORTA, TRISA and LATA Registers

PORTA is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin). Reading the PORTA register reads the status of the pins; writing to it will write to the port latch.

The Data Latch register (LATA) is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input to become the RA4/TOCKI pin. The RA6 pin is multiplexed with the main oscillator pin; it is enabled as an oscillator or VO pin by the selection of the main oscillator in Configuration Register 1H (see Section 25.1 "Configuration Bits" for details). When not used as a port pin, RA6 and its associated TRIS and LAT bits are read as 'o'.

RA4 is also multiplexed with the USB module; it serves as a receiver input from an external USB transceiver. For details on configuration of the USB module, see Section 17.2 "USB Status and Control".

Several PORTA pins are multiplexed with analog inputs, the analog Vkt#+ and Vkt#- inputs and the comparator votage reference output. The operation of pins RAS and RA3:RA0 as A/D converter inputs is selected by clearingiseting the control bits in the ADCON1 register (A/D Control Register 1).

| Note: | On a Power-on Reset, RAS and RA3:RAD |
|-------|---|
| | are configured as analog inputs and read |
| | as 'o'. RA4 is configured as a digital input. |

All other PORTA pins have TTL input levels and full CMOS output drivers.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

| EXAMP | LE 10-1: | INITIALIZING PORTA |
|-------|----------|-----------------------|
| CLRF | FORTA ; | Initialize PORTA by |
| | , | clearing output |
| | , | data latches |
| CLEF | LATA ; | Alternate method |
| | , | to clear output |
| | , | data latches |
| HOVEN | oph ; | Configure A/D |
| HOVN7 | ADCON1 , | for digital inputs |
| ROVIN | 07h ; | Configure comparators |
| HOVN7 | CHCON ; | for digital input |
| HOV18 | OCTA ; | Walue used to |
| | , | initialize data |
| | , | direction |
| HOVN7 | TRISA ; | Set 3A<3.0> as inputs |
| | , | XA<5.4> as outputs |
| 1 | | - |

© 2007 Microchip Technology Inc.

Preliminary

D639632D-page 111

TABLE 10-1: PORTA I/O SUMMARY

| TABLE 10-1: | PURIA | I/O SUM | IMART | | |
|-------------------------|----------|-----------------|-------|----------|--|
| Pin | Function | TRIS Setting | ١vo | I/O Type | Description |
| RAMAND | RA0 | D | OUT | DKG | LATA<0> data output; not sflected by analog input. |
| | | 1 | IN | TTL | PORTA<0> data input; disabled when analog input enabled. |
| | ANO | 1 | IN | ANA | A/D input channel 0 and Comparator C1- input. Default configuration on POR; does not affect digital output. |
| RA1/AN1 | RA1 | Ð | OUT | DKG | LATA<1> data output; not affected by analog input. |
| | | 1 | IN | TTL | PORTA<1> data input; reads '0' on POR. |
| | AN1 | 1 | IN | ANA | A/D input channel 1 and Comparator C2- input. Default configuration on POR; does not affect digital output. |
| RA2/AN2/ VREF-/CVREF | RA2 | Ð | OUT | DKG | LATA<2> data output; not affected by analog input. Disabled when CVREF output enabled. |
| | | 1 | IN | TTL | PORTA<2> data input. Disabled when analog functions enabled; disabled when CVREF output enabled. |
| | AN2 | 1 | IN | ANA | A/D input channel 2 and Comparator C2+ input. Default configuration on POR; not affected by analog output. |
| | VREF- | 1 | IN | ANA | A/D and comparator voltage reference low input. |
| | CVREF | × | OUT | ANA | Comparator voltage reference output. Enabling this feature disables digital I/O. |
| RA3/AN3/ | RA3 | Ð | OUT | DKG | LATA<3> data output; not affected by analog input. |
| VREP+ | | 1 | IN | TTL | PORTA<3> data input; disabled when analog input enabled. |
| | AN3 | 1 | IN | ANA | A/D input channel 3 and Comparator C1+ input. Default configuration on POR. |
| | VREF+ | 1 | IN | ANA | A/D and comparator voltage reference high input. |
| RA4/TOCKI/ | RA4 | D | OUT | DKG | LATA<4> data output; not affected by analog input |
| C1OUT/RCV | | 1 | IN | ST | PORTA<4> data input; disabled when analog input enabled. |
| | TOCKI | 1 | IN | ST | Timer0 clock input |
| | CIOUT | 0 | OUT | DKG | Comparator 1 output; takes priority over port data. |
| | RCV | x | IN | TTL | External USB transceiver RCV input. |
| RA5/AN4/68/ | RA5 | D | OUT | DKG | LATA<5> data output; not sPected by analog input. |
| HEVDIN/C2OUT | | 1 | IN | TTL | PORTA<5> data input; disabled when analog input enabled. |
| | AN4 | 1 | IN | ANA | A/D input channel 4. Default configuration on POR. |
| | 88 | 1 | IN | TTL | Stave select input for SSP (MSSP module). |
| | HLVDIN | 1 | IN | ANA | High/Low-Voltage Detect external trip point input. |
| | C2OUT | Ð | OUT | DKG | Comparator 2 output; takes priority over port data. |
| OSC2/CLKD/ | OSC2 | x | OUT | ANA. | Main oscillator feedback output connection (all XT and HS modes). |
| RA6 | CLKO | × | OUT | DKG | System cycle clock output (Foso/4); available in EC, ECPLL and INTCKO modes. |
| | RAS | 0 | OUT | DKG | LATA+8> data output. Available only in ECIO, ECIPIO and INTIO modes; otherwise, reads as '0'. |
| | | 1 | IN | TTL | PORTA<8> data input. Available only in ECIO, ECPIO and INTIO modes; otherwise, reads as '0'. |

Legend: OUT = Output, IN = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option)

10.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the corresponding PORTB pin an output (i.e., put the corresponding table on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit, RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

| Note: | On a Power-on Reset, RB4:RB0 are configured as analog inputs by default and read as 'o'; RB7:RB5 are configured as digital inputs. |
|-------|---|
| | By programming the Configuration bit, PBADEN (CONFIG3H<1>), RB4:RB0 will alternatively be configured as digital inputs on POR. |

Four of the PORTB pins (R87:R84) have an interrupton-change feature. Only pins configured as inputs can cause this interrupt to occur. Any R87:R84 pin configured as an output is excluded from the interrupton-change comparison. The pins are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of R87:R84 are ORed together to generate the R8 Port Change Interrupt with Flag bit, R8IF (INTCON<0>).

The Interrupt-on-change can be used to wake the device from Sleep. The user, in the Interrupt Service Routine, can clear the Interrupt in the following manner:

- Any read or write of PORTB (except with the wowpp (Asry), posts instruction). This will end the mismatch condition.
- b) Clear flag bit, RBIF.

A mismatch condition will continue to set flag bit, RBIF. Reading PORTS will end the mismatch condition and allow flag bit, RBIF, to be cleared. The Interrupt-on-change feature is recommended for wate-up on key depression operation and operations where PORTB is only used for the Interrupt-on-change feature. Polling of PORTB is not recommended while using the Interrupt-on-change feature.

Pins, RB2 and RB3, are multiplexed with the USB peripheral and serve as the differential signal outputs for an external USB transceiver (TRIS configuration). Refer to Section 17.2.2.2 "External Transceiver" for additional information on configuring the USB module for operation with an external transceiver.

R84 is multiplexed with CSSPP, the chip select function for the Streaming Parallel Port (SPP) – TRIS setting. Details of its operation are discussed in Section 18.0 #Streaming Parallel Port*.

EXAMPLE 10-2: INITIALIZING PORTB

| CLEF | FORTE | ; Initialize FORTS by |
|----------|---------|---------------------------|
| | | ; clearing output |
| | | , data intches |
| CLEF | LATE | , Alternate method |
| | | , to clear output |
| | | , data intriber |
| NOW 38 | 02h | , Set BBc4.0> as |
| ROWER | ADCON1. | , digital I/O pine |
| | | ; (required if config bit |
| | | ; PRADEM is set} |
| ROVER | 0C7h | , Value used to |
| | | , initialize data |
| | | , direction |
| ECHNIC . | TR DSB | , Set SE-3.0> as inputs |
| | | , BR-C 4: as outputs |
| | | , MB<7.65 as impute |
| | | - |

| TABLE 10-3: | PORTB I/O SUMMARY | (CONTINUED) |
|-------------|-------------------|-------------|
| | | |

| Pin | Function | TRIS Setting | 10 | ИО Туре | Description |
|-----------|----------|-----------------|-----|---------|--|
| RB6/KBI2/ | R86 | 0 | OUT | DIG | LATB<8> data output. |
| POC | | 1 | IN | TTL | PORTB<8> data input, weak pull-up when RBPU bit is cleared. |
| | KBI2 | 1 | IN | TTL | Interrupt-on-pin change. |
| | PGC | x | IN | ŝ. | Serial execution (ICSP**) clock input for ICSP and ICD operation. ⁽⁸⁾ |
| RB7/KBI3/ | R87 | 0 | OUT | DIG | LATB<7> data output. |
| POD | | 1 | IN | TTL. | PORTB<7> data input; weak pull-up when RBPU bit is cleared. |
| | KBI3 | 2 | IN | TTL. | interrupt-on-pin change. |
| | PGD | x | OUT | DIG | Serial execution data output for ICSP and ICD operation (3) |
| | | x | IN | ST . | Serial execution data input for ICSP and ICD operation. ⁽³⁾ |

Legend: OUT = Output, IN = Input, ANA = Analog Signal, DIG = DigBal Output, ST = Schmilt Buffer Input, PC/SMB = PC/SMB/a Input buffer, TTL = TTL, Buffer Input, x = Don't care (TRIS bit does not affect port direction or is

overridden for this option)

Note 1: Configuration on POR is determined by PBADEN Configuration bit. Pins are configured as analog inputs when PBADEN is set and digital inputs when PBADEN is cleared.

2: Alternate pin assignment for CCP2 when CCP2NX = 0. Default assignment to RC1.

All other pin functions are disabled when ICSP[™] or ICD operation is enabled.

4: 40/44-pin devices only.

TABLE 10-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

| Name | Bit 7 | Bit 6 | BIÉ 6 | Bit 4 | Bit 3 | BIŤ 2 | Bit 1 | Bit 0 | Reset Values on page |
|-----------------------|----------|-----------|---------|---------|--------|--------|--------|--------|----------------------------|
| PORTB | RB7 | RB6 | RBS | RB4 | RB3 | RE2 | RB1 | RBO | 54 |
| LATB | LATB7 | LATES | LAT85 | LAT64 | LATE3 | LATE2 | LATB1 | LATE0 | 54 |
| TRI\$8 | TRI887 | TRI\$86 | TRI\$85 | TRI884 | TRI883 | TRI882 | TRI881 | TRIBBO | 54 |
| INTCON | GIE/GIEH | PEIE/GIEL | TMROIE | INTOIE | RBIE | TMR0IF | INTOF | RBIF | 51 |
| INTCON2 | RBPU | INTEDGO | INTEDG1 | INTED@2 | _ | TMR0IP | _ | RBIP | 51 |
| INTCON3 | INT2IP | INT1IP | - | INT2IE | INTIE | | INT2IF | INT1IF | 51 |
| ADCON1 | Ì | ļ | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 52 |
| SPPCON ⁽¹⁾ | İ | İ | - | I | I | - | SPPOWN | SPPEN | 55 |
| SPPCFG(1) | CLKCFG1 | CLIKCEGO | CŞEN | CLK1EN | W83 | W\$2 | W\$1 | W\$0 | 55 |
| UCON | | PPBRST | SED | PKTDIS | USBEN | RESUME | SUSPND | | 55 |

Note 1: These registers are unimplemented on 28-pin devices.

D539532D-page 116

TABLE 10-3: PORTB VO SUMMARY (CONTINUED)

| Pin | Function | TRIS Setting | NO | ио туре | Description |
|-----------|----------|-----------------|------|---------|--|
| RB6/KBI2/ | RB6 | 0 | OUT | DIG | LATB<6> data output. |
| POC | | 1 | IN | TTL. | PORTB<8> data input, weak pull-up when RBPU bit is cleared. |
| | KBI2 | 1 | IN | TTL | Interrupt-on-pin change. |
| | PGC | x | IN . | ST | Serial execution (ICSP**) clock input for ICSP and ICD operation. ⁽⁵⁾ |
| RB7/KBI3/ | R87 | 0 | OUT | DIG | LATB<7> data output. |
| POD | | а | N | TTL | PORTB<7> data input; weak pull-up when RBPU bit is cleared. |
| | KBI3 | 1 | IN | TTL | Interrupt-on-pin change. |
| | PGD | x | OUT | DIG | Serial execution data output for ICSP and ICD operation. ⁽³⁾ |
| | | z | N | ST | Serial execution data input for ICSP and ICD operation. ⁽²⁾ |

Legend: OUT = Output, IN = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, PC/SMB = PC/SMBus Input buffer, TTL = TTL, Buffer Input, x = Don't care (TRIS bit does not affect part direction or is overridden for this option)

Note 1: Configuration on POR is determined by PBADEN Configuration bit. Pins are configured as analog inputs when PBADEN is set and digital inputs when PBADEN is cleared.

2: Alternate pin assignment for CCP2 when CCP2MX = 0. Default assignment is RC1.

3: All other pin functions are disabled when ICSIP™ or ICD operation is enabled.

4: 40/44-pin devices only.

TABLE 10-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

| Name | Bilt 7 | Bite | Bit 6 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Recet Values on page |
|-----------------------|----------|-----------|---------|---------|--------|--------|--------|--------|----------------------------|
| PORTB | R87 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RBO | 54 |
| LATE | LATE7 | LATE6 | LAT85 | LATE4 | LATE3 | LATE2 | LATB1 | LATEO | 54 |
| TRIŜB | TRI\$87 | TRI886 | TRI885 | TRI884 | TRI883 | TRI882 | TRI881 | TRI880 | 54 |
| INTCON | GIE/GIEH | PEIE/GIEL | TMROIE | INTOIE | RBIE | TMROIF | INTOF | RSIF | 51 |
| INTCON2 | REPU | INTEDGO | INTEDG1 | INTED@2 | - | TMR0IP | - | RBIP | 51 |
| INTCONS | INT2IP | INT1IP | — | INT2IE | INTIE | - | INT2IF | INT1IF | 51 |
| ADCON1 | | | VCFG1 | VCFG0 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 52 |
| SPPCON ⁽¹⁾ | - | - | - | - | — | - | SPPOWN | SPPEN | 55 |
| SPPCFG(1) | CLKCFG1 | CLIKEFG0 | CSEN | CLICIEN | W83 | W82 | W81 | W80 | 55 |
| UCON | | PPBRST | SED | PKTDIS | USBEN | RESUME | SUSPND | - | 55 |

Note 1: These registers are unimplemented on 28-pin devices.

D639632D-page 116

21.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/O) converter module has 10 inputs for the 28-pin devices and 13 for the 40/44-pin devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number.

The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

REGISTER 21-1: ADCON0: A/D CONTROL REGISTER 0

| U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-----|-------|-------|-------|-------|---------|-------|
| - | - | CH83 | CH82 | CHS1 | CHS0 | GO/DONE | ADON |
| blt 7 | | | | | | | bit O |

| Legend: | | | | |
|---------------|--------------|------------------------------------|--------------------------------|---------------------|
| R = Readabl | e bit | W = Writable bit | U = Unimplemented bit | read as '0' |
| -n = Value at | POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |
| bit 7-6 | Unimela | mented: Read as 'o' | | |
| | | | | |
| bit 5-2 | | H80: Analog Channel Select | 06 | |
| | | Channel 0 (AN0) | | |
| | | Channel 1 (AN1) Channel 2 (AN2) | | |
| | | Channel 3 (AN3) | | |
| | | Channel 4 (AN4) | | |
| | | Channel 5 (AN5) ^(1,2) | | |
| | | Channel 6 (AN6) ^(1,2) | | |
| | | Channel 7 (AN7)(1,2) | | |
| | 1000 = 0 | Channel 8 (AN8) | | |
| | 1001 - 0 | Channel 9 (AN9) | | |
| | | Channel 10 (AN10) | | |
| | | Channel 11 (AN11) | | |
| | | Channel 12 (AN12) | | |
| | | Inimplemented ⁽²⁾ | | |
| | | Inimplemented ⁽²⁾ | | |
| | 1111-0 | Inimplemented ⁽²⁾ | | |
| bit 1 | GO/DON | E: AD Conversion Status bi | t | |
| | When A0 | 00N = 1: | | |
| | 1 = A/D (| conversion in progress | | |
| | 0 = A/D I | die | | |
| bit 0 | ADON: / | VD On bit | | |
| | 1 = A/D (| converter module is enabled | | |
| | 0 = A/D (| converter module is disabled | I | |
| Note 1: TI | hese channe | is are not implemented on 2 | 8-pin devices. | |
| 9. D | erforming al | conversion on unimplements | d channels will refure a South | a least mean second |

© 2007 Microchip Technology Inc.

Preliminary

D839632D-page 259

The ADCOND register, shown in Register 21-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 21-2, configures the functions of the port pins. The ADCON2 register, shown in Register 21-3, configures the A/D clock source, programmed acquisition time and justification.

REGISTER 21-2: ADCON1: A/D CONTROL REGISTER 1

| Legend: R = Readable n = Value at P bit 7-6 bit 5 bit 4 bit 3-0 | *OR Unimplen VCFG0: V 1 = VRP- 0 = V65 VCFG0: V 1 = VRP+ 0 = V60 | ''l tentec oltage (AN2) oltage | Refere | able bl s set l as 'o' | | | PC/ U = U 0" = B | nimpier | menter | i bit, re | | PCFG TO Bit is | | | FGD bit |
|---|---|--|--------------------------------|------------------------------|---------|----------------|------------------------|--------------------|--------------------|-----------|-----|----------------------|--------|--------|------------|
| Legend: R = Readable n = Value at P at 7-6 at 5 at 4 | *OR Unimplen VCFG0: V 1 = VRP- 0 = V65 VCFG0: V 1 = VRP+ 0 = V60 | ''l tentec oltage (AN2) oltage | ' = Bit I 1: Read Refere | s set i as 'o' | | | | | | i bit, re | | | unia | own | bit |
| R = Readable n = Value at P bit 7-6 bit 5 bit 4 | *OR Unimplen VCFG0: V 1 = VRP- 0 = V65 VCFG0: V 1 = VRP+ 0 = V60 | ''l tentec oltage (AN2) oltage | ' = Bit I 1: Read Refere | s set i as 'o' | | | | | | i bit, re | | | unka | own | |
| R = Readable n = Value at P bit 7-6 bit 5 bit 4 | *OR Unimplen VCFG0: V 1 = VRP- 0 = V65 VCFG0: V 1 = VRP+ 0 = V60 | ''l tentec oltage (AN2) oltage | ' = Bit I 1: Read Refere | s set i as 'o' | | | | | | i bit, re | | | unkn | own | |
| n = Value at P bit 7-6 bit 5 bit 4 | *OR Unimplen VCFG0: V 1 = VRP- 0 = V65 VCFG0: V 1 = VRP+ 0 = V60 | ''l tentec oltage (AN2) oltage | ' = Bit I 1: Read Refere | s set i as 'o' | | | | | | i bit, re | | | unkn | own | |
| olt 7-6 olt 5 olt 4 | Unimplen VCF00: V 1 = VRS vCF00: V 1 = VRS 1 = VRS s = V00 | ientek oltage (AN2) oltage | i: Read Refere | i as 'o' | | | '0' = B | it is cle | ared | | X · | - Bit is | : unkn | OWN | |
| olt 5 olt 4 | VCF00: V 1 - VREF- 0 - VSS VCF00: V 1 - VREF+ 0 - VDD | oltage (AN2) oltage | Refere | | | - | | | | | | | | | |
| olt 4 | VCF00: V 1 - VREF- 0 - VSS VCF00: V 1 - VREF+ 0 - VDD | oltage (AN2) oltage | Refere | | | and the set of | | | | | | | | | |
| | 0 - VSS VCF00: V 1 - VRDF+ 0 - VDD | oitage | | | | ation i | at (VRC | ir-sou | rce) | | | | | | |
| | VCFG0: V 1 = VREF+ 0 = V00 | | Defers | | | | | | | | | | | | |
| alt 3-0 | 1 = VRDF+ 0 = VDD | | u na Stalin Bark St | nce Ci | onflaur | ration i | at (VRI | ir+ sou | irce) | | | | | | |
| alt 3-0 | | | | | | | | | | | | | | | |
| alt 3-0 | | | | | | | | | | | | | | | |
| | PCF03:PCF00: A/D Part Configuration Control bits: | | | | | | | | | | | | | | |
| | PCF98: | 65 | - | • | _ | | 8 | 8 | 8 | | | | | | |
| | PCFG0 | AN12 | AN1 | ANH | AND | ANS | AM7 ⁽²⁾ | AN6 ⁽²⁾ | AN5 ⁽²⁾ | AN4 | AN3 | AN2 | AN1 | ANO | |
| | | | | | - | | | | | | | | | | |
| | 0000(1) | A | Α. | Α. | Α. | A | A | Α. | Α. | A | Α. | Α. | Α. | Α. | |
| | 0001 | A | A | A | A | Α. | Α. | Α. | Α. | Α. | Α. | Α. | Α. | A | |
| | 0010 | A | Α. | A | A | Α. | Α. | Α. | A | Α. | Α. | Α. | A | A | |
| | 0011 | D | A | A | Α. | Α. | A | Α. | Α. | A | Α. | Α. | Α. | A | |
| | 0100 | D | D | A | A | A | A | Α. | A | A | A | A | Α | A | |
| | 0101 | D | D | D | A | A | A | A | A | A | A | Α. | Α. | A | |
| | 0110 | D | D | D | D | A | A | Α. | Α. | A | A | Α. | Α. | A | |
| | 0111(1) | D | D | D | D | D | A | Α. | Α. | A | ٨ | Α. | Α. | A | |
| | 1000 | D | D | D | D | D | D | Α. | A | A | A | Α. | Α. | A | |
| | 1001 | D | D | D | D | D | D | D | Α. | A | A | Α. | Α. | ٨ | |
| | 1010 | D | D | D | D | D | D | D | D | Α. | Α. | Α. | Α. | A | |
| | 1011 | D | D | D | D | D | D | D | D | D | A | A | A . | Α. | |
| | 1100 | D | D | D | D | D | D | D | D | D | D | Α. | A | A | |
| | 1101 | D | D | D | D | D | D | D | D | D | D | D | Α. | A | |
| | 1110 | D | D | D | D | D | D | D | D | D | D | D | D | A D | |

A = Analog Input

D = Digital I/O

Note 1: The POR value of the POFG bits depends on the value of the PBADEN Configuration bit. When PBADEN = 1, PCFG<3:0> = 0000; when PBADEN = 0, PCFG<3:0> = 0111.

2: ANS through AN7 are available only on 40/44-pin devices.

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (Voo and Vos) or the voltage level on the RA3(AN3/VR0F+ and RA2(AN2/VR0F-)CVR0F pins.

The AO converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the AD conversion clock must be derived from the AID's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation. A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D converter can be configured as an analog input or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH ADRESL register pair, the GO/DONE bit (ADCONO register) is cleared and A/D interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 21-1.




FIGURE 21-1: A/D BLOCK DIAGRAM

APPENDIX C

LM358 Op-Amp Datasheet

LM158.A-LM258.A LM358.A

LOW POWER DUAL OPERATIONAL AMPLIFIERS

- INTERNALLY FREQUENCY COMPENSATED
- LARGE DC VOLTAGE GAIN: 100dB
- WIDE BANDWIDTH (unity gain): 1.1MHz (temperature comperisated)
- VERY LOW SUPPLY CURRENT/OP (500µA) ESSENTIALLY INDEPENDENT OF SUPPLY VOLTAGE
- LOW INPUT BIAS CURRENT: 20nA (temperature compensated)
- LOW INPUT OFFSET VOLTAGE: 2mV
- LOW INPUT OFFSET CURRENT: 2nA
- INPUT COMMON-MODE VOLTAGE RANGE INCLUDES GROUND
- DIFFERENTIAL INPUT VOLTAGE RANGE EQUAL TO THE POWER SUPPLY VOLTAGE
- LARGE OUTPUT VOLTAGE SWING DV TO (Vcc - 1.5V)

DESCRIPTION


57.

These dircuits consist of two independent, high gain, internally frequency compensated which were designed specifically to operate from a singie power supply over a wide range of voltages. The low power supply drain is independent of the magnitude of the power supply voltage.

Application areas include transducer amplifiers, dc gain blocks and all the conventional op-amp circuits which now can be more easily implement-ed in single power supply systems. For example, these circuits can be directly supplied with the standard +5V which is used in logic systems and will easily provide the required interface electronics without requiring any additional power supply.

in the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage.


PIN CONNECTIONS (top view)




ORDER CODE

| Part | | | Package | | | | | | |
|-------------|------------------|---|---------|---|---|--|--|--|--|
| Number | Range | N | 8 | D | Ρ | | | | |
| LM158,A | -55°C, +125°C | • | | • | • | | | | |
| LM258,A | -40°C, +105°C | • | | • | • | | | | |
| LM358,A | 0°C, +70°C | • | • | • | • | | | | |
| Example : U | Example : LM258N | | | | | | | | |

- N = Dual in Line Package (DP) D = Small Cutline Package (SO) also available in Tape & Reel (DT) S = Small Cutline Package (mixIO) only available in Tape & Reel (DT) P = Thin Shigir Small Cutline Package (TSSOP) only available in Tape & Reel (DT)



SCHEMATIC DIAGRAM (1/2 LM158)



ABSOLUTE MAXIMUM RATINGS

| Parameter | LM168,A | LM268,A | LM358,A | Unit | | |
|--------------------------------------|--|---|---|---|--|--|
| Supply voltage | | +/-16 or 32 | | V | | |
| Input Voltage | | -0.3 to +32 | | v | | |
| Differential Input Voltage | | +32 | | | | |
| Power Dissipation 10 | | 500 | | mW | | |
| Output Short-circuit Duration 2) | | Infinite | | | | |
| Input Current 3) | | 50 | | m٩ | | |
| Opearting Free-air Temperature Range | -55 to +125 | -40 to +105 | 0 to +70 | ç | | |
| Storage Temperature Range | | -65 to +150 | | °. | | |
| | Supply voltage Input Voltage Differential Input Voltage Power Dissipation ¹⁰ Output Short-circuit Duration ²⁰ Input Current ³⁰ Opearting Free-air Temperature Range | Supply voltage Input Voltage Input Voltage Input Voltage Differential Input Voltage Input Voltage Power Dissipation 10 Input Voltage Output Short-circuit Duration 20 Input Current 30 Opearting Free-air Temperature Range -S5 to +12S | Supply voltage +/-16 or 32 Input Voltage -0.3 to +32 Differential input Voltage +32 Power Dissipation 10 500 Output Short-circuit Duration 20 infinite Input Current 30 50 Opearting Free-air Temperature Range -55 to +125 -40 to +105 | Supply voltage +(-16 or 32 Input Voltage -0.3 to +32 Differential input Voltage +32 Power Dissipation ⁽¹⁾ 500 Output Short-circuit Duration ²⁾ infinite Input Current ⁽³⁾ 50 Opearting Free-air Temperature Range -55 to +125 -40 to +105 0 to +70 | | |

Power dissipation must be considered to ensure maximum junction temperature (T) is not exceeded. Short-circuits from the output to $V_{\rm corr}$ can cause exceesive heating if $V_{\rm corr} > 10\%$. The maximum output current is approximately 40mA independent of the magnitude of $V_{\rm CO}$. Destructive dissipation can result from simultificeous short-circuit on all amplifiers. 2

This input current only exists when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input FNP transition the control for the control to the control of the input FNP transition to the transition and thereby ading as input diodes clamps. In addition to the clamps, the dotter address address the NPP parallel action on the IC of the transition radio can cause the object without of the Querter to go to the V_C wolds as level (or to ground for a large overtified) by the lime duration term an input in driven agapter. This is not destinated and normal capability will be up again for input voltage higher than -0.5V. а.


LM158,A-LM258,A-LM358,A


| 8ymbol | Parametar | | LM158A-LM258A LM358A | | | LM168-LM268 LM358 | | |
|----------------------------------|--|----------------------|-------------------------|----------|----------------------|----------------------|----------|------------------------|
| | | Min. | Тур. | Max. | Min. | Тур. | Max. | |
| V _{он} | $ \begin{array}{l} \mbox{High Level Output Voltage } (V_{OO}^{*} = 30V) \\ T_{anb} = +25^{\circ} C & R_{L} = 26\Omega \\ T_{min} \leq T_{amb} \leq T_{max} \\ T_{amb} = +25^{\circ} C & R_{L} = 10k\Omega \\ T_{min} \leq T_{amb} \leq T_{max} \end{array} $ | 26 26 27 27 | 27 28 | | 26 26 27 27 | 27 28 | | v |
| VOL | Low Level Output Voltage ($R_L = 10k\Omega$) $T_{amb} = +25^{\circ}C$ $T_{min} \leq T_{amb} \leq T_{max}$ | | 5 | 20 20 | | 5 | 20 20 | mV |
| SR | Siew Rate V _{CC} = 15V, V _I = 0.5 to 3V, R _L = 2kΩ, C _L = 100pF, unity Gain | 0.3 | 0.6 | | 0.3 | 0.6 | | Viµs |
| GBP | Gain Bandwidth Product $V_{00} = 30\% (1 - 100 \text{kHz}, V_{\text{in}} = 10 \text{mV}, \text{ R}_{\text{L}} = 2 \text{k} \Omega, \\ \text{G}_{\text{L}} = 100 \text{pF}$ | 0.7 | 1.1 | | 0.7 | 1.1 | | MHz |
| THD | Total Harmonic Distortion $f = 1kHz, A_v = 20dB, R_L = 2k\Omega, V_o = 2V_{pp},$ $C_L = 100pF, V_o = 2Vpp$ | | 0.02 | | | 0.02 | | * |
| e, | Equivalent Input Noise Voltage $f = 1$ kHz, $R_g = 100\Omega$, $V_{00} = 30V$ | | 55 | | | 55 | | $\frac{nV}{\sqrt{Hz}}$ |
| DVie | Input Offset Voltage Drift | | 7 | 15 | | 7 | 30 | µ₩″°C |
| Dijo | Input Offset Current Drift | | 10 | 200 | 1 | 10 | 300 | p∿"C |
| V ₀₀ /V ₀₂ | Channel Separation - note 4) 1kHz ≤1 ≤ 20kHZ 40. R. = 00, 87 4 West ≤ 207, 0 4 West West - 1,87 | | 120 | | | 120 | | dB |

The direction of the input current is out of the IC. This current is essentially constant, independent of the state of the output so no loading change which on the input lines. 2.

The input common-mode voltage of ether input voltage should not be allowed to go negative by more than 0.5%. The upper end of the common-mode voltage range is $V_{00}^{-1} + 1.5\%$, but either or both inputs can go to +02% without duringe. Due to the proximity of external components insure that coupling is not originating via stray capacitance between these external parts. This typically can be detected as this type of capacitance increases at higher frequences. а.

4.





£77


LM158,A-LM258,A-LM358,A


| Symbol | Parameter | LM168A-LM258A LM368A | | | LM168-LM268 LM368 | | | Unit |
|-----------------|---|-------------------------|----------|----------|----------------------|----------|----------|------------------------|
| | | Min. | Тур. | Max. | Min. | Тур. | Max. | |
| V _{OH} | $ \begin{array}{l} \mbox{High Level Output Voltage } (V_{OO}^{+} = 30V) \\ T_{amb} = +25^{\circ}C \\ T_{min} \leq T_{amb} \leq T_{max} \\ T_{amb} = +25^{\circ}C \\ T_{min} \leq T_{amb} \leq T_{max} \end{array} $ | 26 26 27 27 | 27 28 | | 26 26 27 27 | 27 28 | | v |
| V _{OL} | Low Level Output Voltage ($R_L = 10k\Omega$) $T_{amb} = +25$ °C $T_{min} \le T_{amb} \le T_{max}$ | | 5 | 20 20 | | 5 | 20 20 | mV |
| SR | Siew Rate V _{CC} = 15V, V _I = 0.5 to 3V, R _L = 2kΩ, C _L = 100pF, unity Gain | 0.3 | 0.6 | | 0.3 | 0.6 | | Vojus |
| GBP | Gain Bandwidth Product $V_{00} = 30V, 1 = 100kHz, V_{in} = 10mV, R_{i_{c}} = 2k\Omega, \\ C_{i_{c}} = 100pF$ | 0.7 | 1.1 | | 0.7 | 1.1 | | MHZ |
| THD | Total Harmonic Distortion $f = 1kHz, A_v = 20dB, R_L = 2k\Omega, V_o = 2V_{pp},$ $C_L = 100pF, V_o = 2Vpp$ | | 0.02 | | | 0.02 | | % |
| e, | Equivalent Input Noise Voltage $f = 1$ kHz, $R_g = 100\Omega$, $V_{00} = 30V$ | | 55 | | | 55 | | $\frac{nV}{\sqrt{Hz}}$ |
| DVie | Input Offset Voltage Drift | | 7 | 15 | | 7 | 30 | μ₩ ″ °C |
| Dijo | Input Offset Current Drift | | 10 | 200 | | 10 | 300 | pAPC |
| Ver/Ve2 | Channel Separation - note 4) 1kHz < f < 20kHZ | | 120 | | | 120 | | dB |


2 The direction of the input current is out of the ID. This current is essentially constant, independent of the state of the output so no loading change solide on the input lines.

а.

solation the right trees. The input common-mode voltage of effect input signal voltage should not be allowed to go negative by more than 0.5%. The upper end of the common-mode voltage range is $V_{eff} \sim 1.5\%$, but either or both inputs can go to 402% without damage. Due to the proximity of external components insure that coupling is not originating via stray capacitance between these external parts. This typically can be detected as fills type of capacitance increases at higher Sequences. $\mathbf{4}_{i}$










57

5/12









TYPICAL APPLICATIONS (single supply voltage) Vec = +5Vdc






AC COUPLED NON-INVERTING AMPLIFIER



R2 18

57




s

°


•1 (mM)








HIGH INPUT Z, DC DIFFERENTIAL AMPLIFIER




HIGH INPUT Z ADJUSTABLE GAIN DC INSTRUMENTATION AMPLIFIER


i R 1 - R65 and R3 - R4 - R8 - R7 $a_{0} = [1 + \frac{2R1}{R2}] |(a_{2} + a_{1})$ As shown $a_{0} = 101 (a_{2} + a_{1})$ USING SYMMETRICAL AMPLIFIERS TO REDUCE INPUT CURRENT




LOW DRIFT PEAK DETECTOR



ACTIVE BAND-PASS FILTER



PACKAGE MECHANICAL DATA 8 PINS - PLASTIC DIP



| D / | | Millimeters | | Inohes | | | | |
|------------|-------|-------------|-------|--------|-------|-------|--|--|
| Dim. | Min. | Тур. | Max. | Min. | Typ. | Max. | | |
| Α. | | 3.32 | | | 0.131 | | | |
| a1 | 0.51 | | | 0.020 | | | | |
| в | 1.15 | | 1.65 | 0.045 | | 0.065 | | |
| b | 0.356 | | 0.55 | 0.014 | | 0.022 | | |
| b1 | 0.204 | | 0.304 | 0.008 | | 0.012 | | |
| D | | | 10.92 | | | 0.430 | | |
| E | 7.95 | | 9.75 | 0.313 | | 0.384 | | |
| e | | 2.54 | | | 0.100 | | | |
| e3 | | 7.62 | | | 0.300 | | | |
| 64 | | 7.62 | | | 0.300 | | | |
| F | | | 6.6 | | | 0260 | | |
| 1 | | | 5.08 | | | 0.200 | | |
| L | 3.18 | | 3.81 | 0.125 | | 0.150 | | |
| Z | | | 1.52 | | | 0.060 | | |

9/12

APPENDIX D

LM7805 Voltage Regulator Datasheet

LM78XXLM78XXA 3-Terminal 1A Positive Voltage Regulator

March 2008

FARCHLD

SEM CONDUCTOR

LM78XX/LM78XXA 3-Terminal 1A Positive Voltage Regulator

Features

- Culput Current up to 1A
- Cutput Vollages of 5, 6, 8, 9, 10, 12, 15, 18, 24
- Thermal Overload Protection
- Short Circuit Protection
- Culput Transistor Safe Operating Area Protection

General Description


The LM78XX series of three terminal positive regulators are available in the TO-220 package and with several fixed output voltages, making them useful in a wide range of applications. Each type employs internal current limiting, thermal shut down and safe operating area protection, making it essentially indestructible. If adequate heat sinking is provided, they can deliver over 1A output oursent. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltages and currents.

| Product Number | Output Voltage Tolerance | Package | Operating Temperature |
|----------------|--------------------------|---------|-----------------------|
| LM7805CT | ±4% | TO-220 | -40°C to +125°C |
| LM7806CT | 1 | | |
| LM780BCT | 1 | | |
| LM7809CT | 1 | | |
| LM7810CT | 1 | | |
| LM7812CT | 1 | | |
| LM7815CT | 1 | | |
| LM7818CT | 1 | | |
| LM7824CT | 1 | | |
| LM7805ACT | ±2% | | 0"C to +125"C |
| LM7806ACT | 1 | | |
| LM780BACT | 1 1 | | |
| LM7809ACT | 1 | | |
| LM7810ACT | 1 | | |
| LM7812ACT |] | | |
| LM7815ACT | T | | |
| LM7818ACT | 1 | | |
| LM7824ACT | 7 | | |

1

Ordering Information

62006 Fairchild Semiconductor Corporation LN(78)O(/LN(78)O(A Rev. 1.0 www.faitchildaensi.com



| Symbol | Parameter | | Value | Unit |
|------------------|--|--|-------------|------|
| V _L | Input Vollage | Input Voltage Vo = 5V to 18V | | v |
| | | V ₀ = 24V | 40 | v |
| R _{euc} | Thermal Resistance Junction-Cases (TO-220) | | 5 | 'CW |
| Raux | Thermal Resistance Juncti | Thermal Resistance Junction-Air (TO-220) | | 'C/W |
| TOPR | Operating Temperature | LM78xx | -40 to +125 | 'C |
| | Range | LM78xxA | 0 to +125 | 1 |
| тета | Storage Temperature Flang | Storage Temperature Flange | | 'C |

LM78XX/LM78XXA Rev. 1.0

2

www.faitchildaemi.com

| Symbol | Parameter | Conditions | | Min. | тур. | Max. | Unit | |
|---------------------------|---------------------------------------|---|-------------------------------|------|------|------|------|--|
| Vo Output Voltage | | $T_J = +25$ °C | | 4.8 | 5.0 | 5.2 | v | |
| | | $5mA \le I_0 \le 1A$, $P_0 \le 15W$, $V_1 = 7V$ to $20V$ | | 4.75 | 5.0 | 5.25 |] | |
| Regline | egline Line Regulation ⁽¹⁾ | | V _O = 7V to 25V | - | 4.0 | 100 | m٧ | |
| | | | V ₁ = 8V to 12V | - | 1.6 | 50.0 | 1 | |
| Regioed | Load Regulation ⁽¹⁾ | T _J = +25°C | Io = 5mA to 1.5A | - | 9.0 | 100 | m۷ | |
| | | I _O = 250mA to 750mA - | - | 4.0 | 50.0 | 1 | | |
| 6 | Quiescent Current | T _J = +25°C | | - | 5.0 | 8.0 | mA | |
| Δlo | Quiescent Current Change | l _o = 5mA to 1A | | - | 0.03 | 0.5 | mA | |
| | | $V_{\rm I}$ = 7V to 25 | SV . | - | 0.3 | 1.3 | 1 | |
| $\Delta V_{O} / \Delta T$ | Output Voltage Drift ⁽²⁾ | l _o = 5mA | | - | -0.8 | - | mW°C | |
| V _N | Output Noise Voitage | f = 10Hz to 1 | 00kHz, T _A = +25°C | - | 42.0 | - | μVNo | |
| RR | Ripple Rejection ⁽²⁾ | f = 120Hz, V | o = 8V to 18V | 62.0 | 73.0 | - | dB | |
| VDRDP | Dropout Vollage | l _o = 1A, T _J = | +25°C | - | 2.0 | - | v | |
| ro. | Output Resistance ⁽²⁾ | f = 1kHz | | - | 15.0 | - | mΩ | |
| I _{SC} | Short Circuit Current | $V_{\rm I}$ = 35V, $T_{\rm A}$ - | = +25°C | - | 230 | - | mA | |
| I _{PK} | Peak Current ⁽²⁾ | T _{.1} = +25°C | | - | 2.2 | - | A | |

Notes:

Load and line regulation are specified at constant junction temperature. Changes in V_O due to heating effects must be taken into account separately. Pulse testing with low duty is used.
 These parameters, although guaranteed, are not 100% tested in production.

LM78X00/LM78X00A Rev. 1.0

3

www.faitchildaemi.com

| Symbol | Parameter | Conditions | | Min. | Тур. | Max. | Unit |
|-----------------------|--------------------------------------|---|------------------------------------|------|------|------|------------|
| vo | Output Voltage | T _J = +25°C | | 4.9 | 5.0 | 5.1 | v |
| | | l _☉ = 5mA to 1A, P _☉ ≤ 15W, V ₁ = 7.5V to 20V | | 4.8 | 5.0 | 5.2 | |
| Regline | Line Regulation ⁽¹⁹⁾ | V ₁ = 7.5V to 25V | /, I _O = 500mA | - | 5.0 | 50.0 | m∨ |
| | | V ₁ = 8V to 12V - | - | 3.0 | 50.0 | t i | |
| | | TJ = +25°C | V ₁ = 7.3V to 20V | - | 5.0 | 50.0 | 1 |
| | | | V ₁ = 8V to 12V | - | 1.5 | 25.0 | |
| Regioad | Load Regulation ⁽¹⁹⁾ | T _J = +25°C, I _O = 5mA to 1.5A | | - | 9.0 | 100 | mV |
| | | l _o = 5mA to 1A | | - | 9.0 | 100 | Ī |
| | | lo = 250mA to 750mA | | - | 4.0 | 50.0 | 1 |
| 6 | Quiescent Current | T _J = +25°C | | - | 5.0 | 6.0 | mA |
| Δlo | Quiescent Current | l _o = 5mA to 1A | | - | - | 0.5 | mA |
| | Change | V ₁ = 8V to 25V, I _O = 500mA. | | - | - | 0.8 | Ī |
| | | V ₁ = 7.5V to 20V, T ₃ = +25 °C | | - | - | 0.8 | 1 |
| $\Delta V_O/\Delta T$ | Output Voltage Drift ⁽²⁰⁾ | l _o = 5mA | | - | -0.8 | - | mW''C |
| V _N | Output Noise Voltage | f = 10Hz to 100 | kHz, T _A = +25°C | - | 10.0 | - | μWVo |
| RR | Ripple Rejection ⁽²⁰⁾ | f = 120Hz, I _O = 1 | 500 mA, V _i = 8V to 18V | - | 68.0 | - | d 8 |
| VDRDP | Dropout Voltage | l _o = 1A, T _J = +2 | 5°C | - | 2.0 | - | v |
| r _o | Output Resistance ⁽²⁰⁾ | f = 110Hz | | - | 17.0 | - | mΩ |
| I _{SC} | Short Circuit Current | $V_1 = 35 V_1 T_A = +3$ | 25°C | - | 250 | - | mA |
| I _{PK} | Peak Current ⁽²⁰⁾ | T ₁ = +25°C | | - | 2.2 | - | A |


Notes:

Load and line regulation are specified at constant junction temperature. Changes in V_o due to heating effects must be taken into account separately. Pulse testing with low duty is used.
 These parameters, although guaranteed, are not 100% tested in production.

LM78300/LM78300A Rev. 1.0


12

www.faitchildaemi.com



LM78X00LM78X00A Rev. 1.0

www.faitchildawrai.com




M70VVA 3. Terminal 4A Desitive Vehame Be

LM7800/LM7800(A Rev. 1.0


22

www.faitchildaemi.com



131

LM78300/LM7830(A Rev. 1.0



LM78XXXA Rev. 1.0

27

www.faitchildawni.com

APPENDIX E

JHD162A Series Datasheet


JHD162A SERIES


CHAR DOTS* 5 x 8 DRIVING MODE* 3/16D AVAILABLE TYPES* TN* 6TN(yellow green* grey* b/w) REFLECTIVE* WITH EL OR LED BACKLIGHT EL/100VAC* 400HZ LED/4.2VDC

| Parameter | | Testing | Star | idard Ve | lues - | |
|-----------------------|----------------------|---------------------------------|------|----------|--------------|------|
| | Symbol | Criteria | Min. | Typ. | Max | Unit |
| Sapply webser | $V_{10} \mathcal{N}$ | | 45 | 5.0 | 55 | v |
| | 84 | | | | | |
| lapat kipk voltage | Væ | | 22 | | $V_{\rm DD}$ | v |
| lapat ken veltage | Vil. | | -0.3 | | 0.6 | v |
| Osipsi kiplerakinga | Ves | $-\mathrm{low}{=}02\mathrm{m}A$ | 2.4 | | | v |
| Output have welling a | Vo. | lou-1.2mA | | | 0.4 | v |
| Synanting webings | Ino | Vap=5.0V | | 1.5 | 3.0 | щA |

• •

••





| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
|-----|-----|-----|----|-----|---|-----|-----|-----|-----|-----|-----|-----|-----|------|------|
| VSS | Vcc | VEE | RS | R/W | Ε | DB0 | DB1 | DB2 | DB3 | DB4 | DB5 | DB6 | DB7 | LED+ | LED- |


AC Characteristics Read Mode Timing Diagram

| Mode | Characteristic | Symbol | Min. | Тур. | Max. | Unit |
|--------------------------------|---------------------------|---------------------|------|------|------|------|
| | E Cycle Time | to | 500 | | | |
| | E Rise / Fall Time | lq.lç | | | 20 | |
| | E Pulse Width (High, Low) | tw | 230 | | | |
| Write Mode (Refer to Fig-6) | R/W and RS Setup Time | tsu1 | 40 | - | | ris |
| (consist of collect | R/W and RS Hold Time | t _{iH1} | 10 | | 1 | |
| | Data Setup Time | tsu2 | 80 | - | | |
| | Data Hold Time | l ₉₁₂ | 10 | | | |
| | E Cycle Time | tc | 500 | | | |
| | E Rise / Fall Time | l _{et} .te | | - | 20 | |
| | E Pulse Width (High, Low) | ţw | 230 | - | | ĺ. |
| Read Mode (Refer to Fig-7) | R/W and RS Setup Time | tau | 40 | 1.0 | - | ns |
| | R/W and RS Hold Time | t _H | 10 | 1.0 | | |
| | Data Output Delay Time | to | - | - | 120 | |
| | Data Hold Time | 1 _{DH} | 5 | | | |

Table 12. AC Characteristics (V_{DD} = 4.5V ~ 5.5V, Ta = -30 ~ +85°C)

Table 13. AC Characteristics (V_{DD} =2.7V ~ 4.5V, Ta = -30 ~ +85 $^{\circ}$ C)


| Mode | Characteristic | Symbol | Min. | Тур. | Max. | Unit |
|--------------------------------|---------------------------|--------------------------------|------|--------|------|------|
| | E Cycle Time | łc | 1000 | | | |
| | E Rise / Fall Time | կլե | - | - | 25 | 1 |
| | E Puise Width (High, Low) | tw | 450 | | | 1 |
| Write Mode (Refer to Fig-6) | R/W and RS Setup Time | tsu1 | 60 | | | na |
| (restar to right) | R/W and RS Hold Time | t _{iett} | 20 | - 10 C | - | 1 |
| | Data Setup Time | tsu2 | 195 | | - | 1 |
| | Data Hold Time | t ₊₁₂ | 10 | | | 1 |
| | E Cycle Time | tc | 1000 | | - | |
| | E Rise / Fall Time | t _R ,t _F | - | - | 25 | 1 |
| | E Pulse Width (High, Low) | tw | 450 | | | |
| Read Mode (Refer to Fig-7) | R/W and RS Setup Time | tsu | 60 | | - | ns |
| (romer to mig-1) | R/W and RS Hold Time | t _H | 20 | 10 | | |
| | Data Output Delay Time | to | - | - | 360 | 1 |
| | Data Hold Time | 1 _{DH} | 5 | | | 1 |




Write Mode Timing Diagram

Timing

 Interface with 8-bit MPU When interfacing data length are 8-bit, transfer is performed at a time through 8 ports, from DB0 to DB7. Example of timing sequence is shown below.





APPENDIX F

Omron G3NA-240B Solid State Relay

<u>omron</u>

Solid-state Relay

G3NA

A Wide Range of Models with 5- to 40-A Output Currents and Up to 480-VAC/200-VDC Output Voltages

- All models feature the same compact dimensions to provide a uniform mounting ptch.
- Built-in variator effectively absorb external surges.
- Operation indicator (red LED) enables monitoring operation.
- Protective cover for greater safety.
- Standard models approved by UL/CSA and -UTU models by VDE (TUV).



(€ %%®∆

Ordering Information

| Isolation | Zero cross function | Indicator | Rated output load (Applicable output load) | Rated input voltage | Model |
|--------------|------------------------|-----------|---|---------------------|------------|
| Phototriac | Yes | Yes | 5 A at 24 to 240 VAC* | 5 to 24 VDC | G3NA-2058 |
| Photocoupler | 7 | | (19 to 284 VAC) | 100 to 120 VAC | 1 |
| | | | | 200 to 240 VAC |] |
| Phototriac | | | 10 A at 24 to 240 VAC* | 5 to 24 VDC | G3NA-2108 |
| Photocoupler | | | (19 to 284 VAC) | 100 to 120 VAC |] |
| | | | 2 | 200 to 240 VAC | 1 |
| | | | 5 to 24 VDC | G3NA-410B | |
| | | | (180 to 525 VAC) | 100 to 240 VAC | 1 |
| | - | 7 | 10 A at 5 to 200 VDC* | 5 to 24 VDC | G3NA-D210B |
| | | | (4 to 220 VDC) | 100 to 240 VAC | 1 |
| Phototniac | Yes | 1 | | 5 to 24 VDC | G3NA-220B |
| Photocoupler | 7 | | (19 to 284 VAC) | 100 to 120 VAC | 1 |
| | | | | 200 to 240 VAC | 1 |
| | | | 20 A at 200 to 480 VAC* | 5 to 24 VDC | G3NA-420B |
| | | | (180 to 528 VAC) | 100 to 240 WAC |] |
| Phototriac | | | 40 A at 24 to 240 VAC* | 5 to 24 VDC | G3NA-240B |
| Photocoupler | 7 | | 40 A at 200 to 480 VAC* (| 100 to 120 VAC |] |
| | | | | 200 to 240 VAC | |
| | | | | 5 to 24 VDC | G3NA-440B |
| | | | | 100 to 240 VAC | |
| | | | 50 A at 200 to 480 VAC* (180 to 528 VAC) | 5 to 24 VDC | G3NA-450B |

"Loss time increases under 75 VAC. (Refer to page 148.)

Note: When ordering a TOV-approved model, add "-UTU" to the model number as shown below: Example: G3NA-2108-UTU

OMRON -

G3NA

Accessories (Order Separately)

Heat Sink

G3NA -

The following heat sinks are thin and can be DIN-track mounted (except Y92B-P250). See *Dimensions* for details.

| Model | Applicable SSR |
|-----------|--|
| Y92B-N50 | G3NA-205B, G3NA-210B, G3NA-D210B, G3NA-410B, G3NE-205T(L), G3NE-210T(L) |
| Y92B-N100 | G3NA-220B, G3NA-420B, G3NE-220T(L) |
| Y92B-N150 | G3NA-240B, G3NA-440B |
| Y92B-P250 | G3NA-450B |

Low-cost Models

| Model | Applicable SSR |
|------------|--|
| Y92B-A100 | G3NA-205B, G3NA-210B, G3NA-0210B, G3NA-220B, G3NA-410B, G3NA-420B |
| Y92B-A150N | G3NA-240B, G3NA-440B |
| V028-4260 | (33NA-440B |

Mounting Bracket

Used to mount the G3NA with a mounting dimension of 56 mm.

| Model | Applicable SSR |
|--------|----------------------|
| R90-11 | G3NA-240B, G3NA-440B |

See Dimensions for details. (Refer to page 148.)

Specifications -

Ratings

Input (Amblent Temperature: 25°C)

| Model | Rated voltage | Operating voltage | Impedance | Voitage level | | |
|------------|----------------|-------------------|------------|-------------------------|-------------------------|--|
| | | | | Must operate voltage | Must release voltage | |
| GSNA-2 | 5 to 24 VDC | 4 to 32 VDC | 7 mA max." | 4 VDC max. | 1 VDC min. | |
| | 100 to 120 VAC | 75 to 132 VAC | 38 kΩ±20% | 75 VAC max.** | 20 VAC min.** | |
| | 200 to 240 VAC | 150 to 264 VAC | 72 kΩ±20% | 150 VAC max.** | 40 VAC min.** | |
| G\$NA⊣⊡⊡B | 5 to 24 VDC | 4 to 32 VDC | 5 mA max." | 4 VDC max. | 1 VDC min. | |
| G3NA-D210B | 100 to 240 VAC | 75 to 284 VAC | 72 kΩ±20% | 75 VAC max. | 20 VAC min. | |
| | | | | | | |

Note: The input impedance is measured at the maximum value of the rated supply voltage (for example, with the model rated at 100 to 120 VAC, the input impedance is measured at 120 VAC). With constant current input circuit system. The impedance for the G3NA ____BUTU is 15 mA max.

"Refer to the Engineering Data for further details.

Output

| Model | Applicable load | | | | | | | |
|------------|--------------------|--------------------|-----------------|-------------------|------------------------|--|--|--|
| | Rated load voltage | Load voltage range | Load | Inrush current | | | | |
| | | | With heat sink* | Without heat sink | 1 | | | |
| G3NA-205B | 24 to 240 VAC | 19 to 264 VAC | 0.1 to 5 A | 0.1 to 3 A | 60 A (60 Hz, 1 cycle) | | | |
| G3NA-210B | | | 0.1 to 10 A | 0.1 to 4 A | 150 A (60 Hz, 1 cycle) | | | |
| G3NA-410B | 200 to 480 VAC | 180 to 528 VAC | 0.2 to 10 A | 0.2 to 4 A | 1 | | | |
| GSNA-220B | 24 to 240 VAC | 19 to 264 VAC | 0.1 to 20 A | 0.1 to 4 A | 220 A (60 Hz, 1 cycle) | | | |
| GSNA-420B | 200 to 480 VAC | 180 to 528 VAC | 0.2 to 20 A | 0.2 to 4 A | 1 | | | |
| GSNA-240B | 24 to 240 VAC | 19 to 264 VAC | 0.1 to 40 A | 0.1 to 6 A | 440 A (60 Hz, 1 cycle) | | | |
| GSNA-440B | 200 to 480 VAC | 180 to 528 VAC | 0.2 to 40 A | 0.2 to 6 A | 1 | | | |
| GSNA-450B | 200 to 480 VAC | 180 to 528 VAC | 0.2 to 50 A | 0.2 to 6 A | 1 | | | |
| GSNA-D210B | 5 to 200 VDC | 4 to 220 VDC | 0.1 to 10 A | 0.1 to 4 A | 20 A (10 ms) | | | |

"When OMRON's heat sink (refer to the accessories) or a heat sink of specified size is used.


- G3NA

Characteristics


| Item | G3NA-205B, -210B, -220B | GSNA-240B | G3NA-410B, -420B, -440B, -450B | G3NA-D210B |
|------------------------|--|---|--|------------------------|
| Operate time | 1/2 of load power source 3/2 of load power source | 1 ms max. (DC input) 30 ms max. (AC input) | | |
| Release time | 1/2 of load power source 3/2 of load power source | 5 ms max. (DC input) 30 ms max. (AC input) | | |
| Output ON voltage drop | 1.6 V (RMS) max. | | 1.8 V (RMS) max. | 1.5 V max. |
| Leakage current | 5 mA max. (at 100 VAC) 10 mA max. (at 200 VAC) | | 10 mA max. (at 200 VAC) 20 mA max. (at 400 VAC) | 5 mA max. (at 200 VDC) |
| Insulation resistance | 100 MΩ min. (at 500 VC | C) | | |
| Dielectric strength | 2,500 VAC, 50/80 Hz fo | r 1 min | | |
| Vibration resistance | Malfunction: 10 to 55 Hz | z, 1.5-mm double amplitu | de | |
| Shock resistance | Malfunction: 1,000 m/s ² | | | |
| Ambient temperature | | C (with no king or conduct C (with no king or cond | | |
| Approved standards | UL506 File No.E84562/ TOV R9151660 (EN609 | CSA C22.2 (No.0, No.14) (50) | File No.LR36535 | |
| Ambient humidity | Operating: 45% to 85% | | | |
| Weight | Approx. 60 g | Approx. 70 g | Approx. 80 g | Approx. 70 g |


G3NA

Engineering Data -



۰.....





G3NA-240B


Load current (A)


ł


Web standard heat web (YESS AMER) + 1625 N 160

100 - 100 - E.S. (W-H+D)


Without been since








Ambient temperature (°C)







Note: The heat sink size refers to the combined area of the sides of the heat sink that radiate heat. For example, when a current of 18 A is allowed to flow through the SSR at 40°C, the graph shows that the heat sink size is about 450 cm². Therefore, If the heat sink is equare, one side of the heat sink must be 15 cm (16° x 2 = 450) or longer.

- G3NA


Dimensions -

Note: All units are in millimeters unless otherwise indicated.

In the case of surface mounting, a 30% densiting of the load current is required.

The orientation indicated by the external dimensions is not the correct mounting orientation. When opening mounting holes, refer to the mounting hole dimensions.


G3NA-206B, G3NA-210B, G3NA-220B, G3NA-410B, G3NA-420B









Mounting Holes



G3NA-240B, G3NA-440B, G3NA-450B












G3NA-0210B


Hest Sink


Y928-N50

æ











ah ao ao a

i = t







Weight approx, 200 g

G3NA



R09-11

Ð

G3NA



o

24,000

OMRON

Use Mounting Bracket R09-11 so that the 03NA-2408 can be mounted with the same pitch. as that of the G3N-240B.

Precautions

Refer to pages 11 to 19 for general precautions.

Load Connection

For an AC load, use a power supply rated at 50 or 60 Hz.

άs


The matching operating frequency is 10 Hz. The G3NA has a built-in variator for overvoltage protection.

Zero Cross Function


An SSR with a zero cross function operates when an AC load vollage reaches the zero point or its vicinity. This reduces clicking noises when the load is input, and minimizes the influence of an in-ductive load, such as a lamp, heater, or motor, on the power supply because the innush current of the load is reduced. This can also minimize the scale of the inrush current protection circuit.

18


÷.



At a low applied voltage, such as 24 VAC, the load current is not fully -v a sew appares vorage, such as 24 w/C, the load current is not fully asupplied. When the Unit is switched ON, the voltage required to power the Unit deprives the output signal of the necessary voltage level and thus creates loss time. The lower the load voltage is, the greater the loss time is. This condition, however, will not create any service problems. erious problems.



For a DC or L load, a dicke should be connected in parallel the load to absorb the counter electromotive force of the load.



When attaching a heat sink to the GSNA, apply Silicone Grease or equivalent heat conductive grease on the heat sink. (Toshiba Silcon, Shinetsu Silicon, etc.)

Tighten the mounting screws of the heat sink with a torque of 0.78 to $0.98\ {\rm N}$ - m.

EN55011 Measurement of Mains Terminal Disturbance Voltage

The G3NA-UTU conforms to EN55011 standards when a capacitor is connected to the load power supply as shown in the following circult disoram.



Recommended Capacitor:

Nissei Denki's MKT-series R40 (1 µF).

The output lemning side of the G3NA-D2108 is connected to a bull-in clode for protecting the SSR from damage that may result from reverse connection. The SSR, however, cannot withstand one minute or more if the wires are connected in reverse order. Therefore, pay the utmost attention not to make polarity mistakes on the load side.

ALL DIMENSIONS SHOWN ARE IN MILLIMETERS. To convert millimeters into inches, multiply by 0.03937. To convert grams into ounces, multiply by 0.03527.

Cat. No. K057-E1-1C

APPENDIX G

AR-ELCB Hardware Picture



Figure A1: Auto Re-closer ELCB with casing




Figure A2: Auto Re-closer ELCB without casing

APPENDIX H

Biodata of the Author

AUTHOR'S BIODATA



Mohd Tarmizi bin Rahim was born on 10th September 1985 in Muadzam Shah, Pahang. His permanent address is at 226, Felda Keratong 9, 26700 Muadzam Shah, Pahang. He is an youngest brother from six siblings, he has one brother and four sister. His first education is Sekolah Rendah Perantau Damai. After 5 year searching for knowledge there, he enter his secondary education at Sekolah Mengah Perantau Damai. Soon after three year there, he got an opportunity to advance his study to technical school which are Sekolah Menengah Teknik Dungun. He completed his studies there in Electrical Engineering course at 2003. Then he has been accepted to study in Science physics course at Pahang Matriculation College from 9 May 2004 until 14 April 2005. He is currently (2009) a Bachelor's student in the Electrical Engineering (Power System), faculty of Electrical and Electronics Engineering, University Malaysia Pahang. His research fields are power electronics and power system. He is a student member of the IEM of Malaysia.