

Optimal Nano-Dimensional Channel of GaAs-FinFET Transistor

Ahmed Mahmood¹, Waheb A. Jabbar¹, *, Wasan Kadhim Saad², Yasir Hashim³, and Hadi Bin Manap¹

¹Faculty of Engineering Technology, Universiti Malaysia Pahang, 26300 Gambang, Kuantan, Pahang, Malaysia

²Al-Furat Al-Awsat Technical University, Engineering Technical College-Najaf, Iraq

³Computer Engineering Department, Faculty of Engineering, Ishik University, Erbil-Kurdistan, Iraq

ABSTRACT

This paper investigates the optimal nano-dimensions channel for Gallium Arsenide Fin Field Effect Transistor (GaAs-FinFET) based on I_{ON}/I_{OFF} ratio and subthreshold swing (SS). The impact of reducing channel dimensions (length, width, and oxide thickness) on GaAs-FinFET performance has been evaluated in terms of various electrical characteristics (I_{ON}/I_{OFF} , SS, VT and DIBL). The MuGFET simulation tool is used in this study to simulate the current-voltage characteristics for different dimensions of channel. According to highest I_{ON}/I_{OFF} ratio, and nearest SS to the ideal SS, the best channel dimensions of GaAs-FinFET are designed. The results show that the best performance can be achieved with the lowest scaling factor, K of 0.25, when the length is 40 nm, the width is 3 nm, and the oxide thickness is 1 nm.

KEYWORDS: FinFET; I_{ON}/I_{OFF} ratio; subthreshold swing

DOI: <https://doi.org/10.1109/SCORED.2018.8710811>

Acknowledgements

The research was supported in part by the Universiti Malaysia Pahang (Grant scheme No. RDU170309) and in part by Al-Furat Al-Awsat Technical University, Engineering Technical College-Najaf.