# Temperature Impact on The I<sub>ON</sub>/I<sub>OFF</sub> Ratio of Gate All Around Nanowire TFET

Firas Natheer Abdul-kadir Agha Department of Electrical Engineering, College of Engineering University of Mosu Mosul, Iraq firas\_nadheer@uomosul.edu.iq Yasir Hashim Department of Computer Engineering, Faculty of Engineering, Tishk International University Erbil-Kurdistan, Iraq yasir.hashim@ieee.org Mohammed Nazmus Shakib Faculty of Electrical & Electronics Engineering Technology, Universiti Malaysia Pahan 26600 Pekan, Pahang Darul Makmur, Malaysia nazmus@ump.edu.my

Abstract—This research paper presents the effect of working temperature on the  $I_{ON}$ ,  $I_{OFF}$  and  $I_{ON}/I_{OFF}$  ratio of gate all around nanowire TFET. The (Silvaco) simulation tool has been used to investigate the temperature characteristics of a transistor. The working temperature range of this study is from -50 to 150 step-up 25 °C. The final results indicate that the negative effects of increasing working temperature of gate all around nanowire TFET due to decreasing of the  $I_{ON}/I_{OFF}$  ratio. Hence, the results for  $I_{ON}/I_{OFF}$  ratio vs. working temperature characteristics may lead to the use of TFET in electronic circuits with lowest possible working temperature to obtain higher  $I_{ON}/I_{OFF}$  ratio.

# Keywords— Nanowire, Transistor, Temperature, TFET, IoFF, IoN.

# I. INTRODUCTION

Nowadays, in nanoelectronic technology, a new structures of transistors in nano-scale dimensions has been investigated to overcome the normal MOSFET structure weaknesses in nano-scale [1-3]. One of these structures is the nanowire Tunnel Field Effect Transistors (TFET). TFET are good alternatives to substitute the normal structure of Metal Oxide Semiconductor Field Effect Transistor (MOSFET) and it has a potential candidate for electronic devices, because the TFET have low OFF current (I<sub>OFF</sub>), small sub-threshold swing SS (less than 60 mV/decade), low power consumption and reduced Short Channel Effects (SCE) [4-8]. However, the main drawback of TFET is low ON current (I<sub>ON</sub>). Hence, a Gate All Around (GAA) structure is exploited to improve the I<sub>ON</sub> and it can be considered the ultimate solution for the improvement of I<sub>ON</sub>/I<sub>OFF</sub> current ratio due to its excellent electrostatic coupling [9-10]. Another advantage of GAA transistor which make it be considered as a promising candidate is the advancements of the applications of complementary metal oxide semiconductor (CMOS) due to its ability to achieve better coupling between channel and gate.

In comparison with a MOSFET, nanowire TFET device controls on the electrostatic of channel better than MOSFET device [11-12]. In MOSFET device the transport mechanism used for carrier diffusion is thermionic injection whereas the tunneling mechanism is used as a reliable technique of the carrier injection in TFET device [13-14]. However, the structure of TFET and MOSFET is similar, but the type of doping in Source and Drain is opposite and the switching mechanism is faster in TFET compared with MOSFET [15]. Moreover, in MOSFET device, the ON current ( $I_{ON}$ ) increases when the temperature decreases, while in TFET device, the ON current ( $I_{ON}$ ) increases when the temperature increases, due to the induced temperature which make on the reduction of the band gap [16]. Hence, this research pay attention to analysis and investigation of the effect of working temperature on  $I_{ON}$ ,  $I_{OFF}$  and  $I_{ON}/I_{OFF}$  ratio of nanowire TFET with gate all around structure.

Finally, the GAA structure of TFET will increase the density on-chip device with high controllability of gate [12]. So, the GAA TFETs are considered as the one of contenders for the throne of MOSFETs [17-18],

## II. METHODOLOGY

A gate all around TFET device, has been designed and simulated by using Silvaco simulation tool by the specified dimension of nanometers scales as shown in Table I. Figure 3 shows a cross-sectional area of the geometric structure and limited dimension of the device, where the radius of the silicon intrinsic channel is (R), the gate length ( $L_g$ ) and thickness of the gate oxide dielectric material SiO<sub>2</sub> is ( $T_{ox}$ ).

TABLE I. SIMULATION PARAMETERS OF TFET

Parameter	Value	
Channel radius (R)	(35) nm	_
Oxide thickness (T <sub>OX</sub> )	(4.5) nm	
Channel Doping (P)	$10^{17} \text{ cm}^{-3}$	
Drain Doping (P <sup>+</sup> )	$10^{19} \text{ cm}^{-3}$	
Source Doping (N <sup>+</sup> )	$10^{19} \text{ cm}^{-3}$	
Drain length	80 nm	
Source length	80nm	
Channel length (L)	(200) nm	

Doping concentration of the channel is  $10^{17}$  cm<sup>-3</sup> and doping concentrations for drain and source is  $10^{19}$  cm<sup>-3</sup>, respectively. The dimensions of the channel L<sub>g</sub> is 200 nm, radius of the channel R is 35nm, SiO<sub>2</sub> thickness Tox is 4.5 nm and dimensions for drain and source lengths (L<sub>S</sub> and L<sub>D</sub>) is 80 nm, respectively.

In this work, we used various temperature degrees, from -  $50^{\circ}$ C to  $150^{\circ}$ C step-up by  $25^{\circ}$ C. The voltage taken at the drain terminal (VDS) is 1 V and voltage applied at the gate terminal (V<sub>GS</sub>) is varied from 0 V to 1 V in step-up 0.1 V.

The characteristic of GAA Si TFET has been investigated and verified using Silvaco including  $I_{ON},\,I_{OFF},$  and  $I_{ON}/I_{OFF}.$ 



#### Fig. 1. Structure of simulated GAA Si TFET

#### **III. RESULTS AND DESCUSSIONS**

The impact of working temperature on the FET characteristics has been studied and investigated using the dimensions and concentrations demonstrated in Table I. The drain current (I<sub>d</sub>) vs. gate voltage (V<sub>g</sub>) [transfer characteristics] at working temperatures T= -50, -25, 0, 25, 50, 75, 100, 125, and 150 °C presented in Figure 2 and Figure 3, where the drain voltage V<sub>d</sub> = 1 V. According to the transfer characteristics, the drain current always increases with increasing working temperature for all range of V<sub>g</sub> starting OFF state (V<sub>g</sub> = 0 V) (Figure 1). Figure 3 explains the increment of drain current at V<sub>g</sub> = 1 V. This result refers to the Si channel resistance value going down with increasing working temperature depending on the resistance-temperature characteristics for Si-based devices. Here, it is clear that the higher I<sub>d</sub> happens at the higher T.

The transistor working temperature dependent characteristics tend to have a great effect on the major electrical parameters that rule the transistor's features in analog or digital circuits, such as  $I_{\rm ON}/I_{\rm OFF}$  ratio, drain-induced barrier lowering (DIBL), and  $V_{\rm T}.$ 



Fig. 2. Transfer characteristics ( $I_d$  logarethmic scale) at working temperatures T= -50, -25, 0, 25, 50, 75, 100, 125, and 150 °C.



Fig. 3. Transfer characteristics (Id normal scale) at working temperatures T= -50, -25, 0, 25, 50, 75, 100, 125, and 150 °C.

Figure 4 illustrates the dependence of threshold voltage on working temperature and the  $V_T$  decreases linearly with increasing working temperature. Figure 5 shows the drain ON (I<sub>ON</sub>) and OFF (I<sub>OFF</sub>) current with temperature characteristics. These results explained that ON drain current increases linearly with increasing temperature, while the drain OFF current increases exponentially with increasing temperature.



Fig. 4. Threshold voltage vs. working temperature.



Fig. 5. The drain ON ( $I_{\text{ON}}$ ) and OFF ( $I_{\text{OFF}}$ ) current of GAA  $\,$  Si TFET with temperature characteristics.

Figure 6 illustrates the impact of working temperature on drain ON to OFF current ratio (I<sub>ON</sub>/I<sub>OFF</sub>), which is considered as one of the most significant parameters for using transistors in digital electronic circuits. According to Figure 4, the maximum ratio of ION/IOFF occurs at -25 °C and then exponentially decreased. For numerous transistor applications in electronic circuit such as logic gates and amplifiers, the highest value of ION/IOFF current ratio is the best for these applications. Thus, the findings of ON to OFF drain current ratio  $(I_{ON}/I_{OFF})$  with temperature characteristics may lead to use of TFET in electronic circuits with lower temperature to obtain a higher I<sub>ON</sub>/I<sub>OFF</sub> ratio as possible.



Fig. 6. The impact of working temperature on drain ON to OFF current  $(I_{\text{ON}}/I_{\text{OFF}})$  of GAA Si TFET.

# IV. CONCLUSSIONS

This research explores the temperature impact on the  $I_{ON}/I_{OFF}$  of TFET using Silvaco as a simulation tool. The temperature range was from -50 to 150 step at 25 °C. The results point a serious impact of increasing working temperature on the  $I_{ON}$ ,  $I_{OFF}$  and  $I_{ON}/I_{OFF}$  ratio of TFET, while  $I_{ON}$  increasing linearly,  $I_{OFF}$  increasing exponentially, and  $I_{ON}/I_{OFF}$  decreasing exponentially with the increasing working temperature. These changes will affect on its application in electronic circuits with high-temperature environments. This results indicate that using TFET in electronic circuits must be with its lowest possible working temperature to obtain higher  $I_{ON}/I_{OFF}$  ratio.

# ACKNOWLEDGMENT

This work was supported by the RDU Grant (No: RDU1803150) of the Universiti Malaysia Pahang, Malaysia.

### REFERENCES

- H. AlAriqi, W. Jabbar, Y. Hashim, H. B. Manap, "Channel Length-Based Comparative Analysis of Temperature and Electrical Characteristics for SiNWT and GeNWT", International Journal of Computing and Digital Systems, vol. 9, no. 1, pp. 87-95, 2020.
- [2] Y. Atalla, Y. Hashim, A. Ghafar, W. Jabbar, "A temperature characterization of (Si-FinFET) based on channel oxide thickness", TELKOMNIKA, vol. 17, no. 5, pp. 2475-2480, 2019.
- [3] A. Mahmood, W. Jabbar, Y. Hashim, H. B. Manap, "Effects of downscaling channel dimensions on electrical characteristics of InAs-FinFET transistor", International Journal of Electrical and Computer Engineering (IJECE), vol. 9, no. 4pp. 2902~2909, August 2019.
- [4] D.K. Ferry, R. Akis, D. Vasileska, "Quantum effects in MOSFETs: use of an effective potential in 3D Monte Carlo simulation of ultrashort channel devices," IEDM Tech. Digest, pp. 287-290, 2000.
- [5] H. R. Khan, D. Mamaluy, and D. Vasileska, "Approaching optimal characteristics of 10-nm high-performance devices: A quantum transport simulation study of Si FinFET," IEEE Trans. on Elect. Dev., vol. 55, no. 3, pp.743-753, 2008.
- [6] Ajith Ravindran, Abraham George, C S Praveen, Nisha Kuruvilla, "Gate All Around Nanowire TFET with High ON/OFF Current Ratio", Materials Today: Proceedings, vol. 4, no. 9, pp. 10637-10642, 2017.
- [7] Nabil Shovon Ashraf, Shawon Alam, and Mohaiminul Alam, "New Prospects of Integrating Low Substrate Temperatures with Scaling-Sustained Device", Synthesis Lectures on Emerging Engineering Technologies, vol. 2, no. 2, pp. 1-80, February 2016,
- [8] S. Sanjeet Kumar; et al., "Analysis of Different Characteristics of SOI-TFET with Ge Material as Source Pocket", IEEE Electron Device Kolkata Conference (EDKCON), India, pp. 403-406, Nov. 2018.
- [9] Sanjeet K. Sinha, et al., "Comparative Study of Si-Nanowire Fetand TunnelNanowire FET", THINK INDIA JOURNAL, vol. 22, no. 16, 2019.
- [10] Xuejue Huang et. al., "Sub 50-nmFinFET: PMOS", In Electron DevicesMeeting, IEDM Technical Digest. International, pp. 67–70, 1999,
- [11] D. Tekleab, H. H. Tran, J. W. Slight et al., "Silicon nanotube MOSFET," U.S. Patent 0 217 468, Aug. 30, 2012
- [12] N. Singh, A. Agarwal, L. K. Bera, T.Y. Liow, R. Yang, S.C. Rustagi, C.H. Tung, R. Kumar, G.Q. Lo, N. Balasubramanian, D.-L. Kwong., " High performance fully depleted silicon nanowire (diameter<5nm) gate all around CMOS devices", IEEE Electron Device Lett., vol. 27, no. 5, pp. 383-386, May 2006,
- [13] Arvind Soundarapandian, Ramanathan Gandhi, Zhixian Chen, Xiang Li, Navab Singh Sungjoo Lee, "Vertical Nanowire Gate- All-Around p-type Tunneling Field-Effect Transistor With Si0.8Ge0.2/Si Heterojunction," in International Conference on Solid- tate and Integrated Circuit, vol. 32, 2012.

- [14] Ramathan Gandhi, Zhixian Chen, Navab singh, "CMOS Compatible Vertical Silicon nanowire GAA p-type TFET with <=50mV/dec Sub threshold Swing," in IEEE Electron Device Letters, vol. 32, pp.1504-1506, 2011.
- [15] W. M. Reddick and G. A. Amaratunga, "Silicon surface tunnel transistor," Applied Physics Letters, vol. 67, no. 4, pp. 494-496, July 1995.
- [16] S. C. Lin, and K. Banerjee. "A Design-Specific and Thermally-Aware Methodology for Trading-Off Power and Performance in Leakage-

Dominant CMOS Technologies". IEEE Trans. VLSI Systems, Vol. 16, No. 11, PP. 1488-1498, 2008.

- [17] B. Yang, K. D. Buddharaju, S. H. G. Teo, N. Singh, G. Q. Lo, and D.-L. Kwong, "Vertical silicon nanowire formation and gate-all around MOSFET," IEEE Electron Device Lett., vol. 29, no. 7, pp. 791–794, Jul. 2008.
- [18] Esaki, "New Phenomenon in Narrow Germanium p n Junctions", Physical Review, vol. 109, pp. 603-604, 1958.