Revised: 11 May 2020



# **RESEARCH ARTICLE**

# Modeling and analysis of hybrid multilevel converter for constant DC and fuel cell sources

Arigela Satya Veerendra<sup>1</sup> Mohd Rusllim Mohamed<sup>1</sup> Mohd Herwan Sulaiman<sup>1</sup> | Pui Ki Leung<sup>2</sup>

#### <sup>1</sup>Sustainable Energy & Power Electronics Research (SuPER) Cluster, Universiti Malaysia Pahang, Kuantan, Pahang, Malaysia

<sup>2</sup>Faculty of Engineering and the Environment, University of Southampton, Highfield, UK

#### Correspondence

Mohd Rusllim Mohamed, Sustainable Energy & Power Electronics Research (SuPER) Cluster, Universiti Malaysia Pahang, 26600 Kuantan, Pahang, Malaysia. Email: rusllim@ump.edu.my

**Funding information** University Malaysia Pahang

# Abstract

This article proposes a symmetrical hybrid multilevel converter topology with a constant DC source and a fuel cell source (FCS) for enhancing the voltage levels and minimization of total harmonic distortions (THD). The proposed topology is employed using a modified phase shifted pulse width modulation (PS-PWM) in order to control the power electronic switches. In this hybrid topology, the first converter operated through low voltage with high frequency and the second converter through high voltage with fundamental frequency for improving the voltage levels. The THD for the hybrid multilevel converter with respect to current and voltage is 1.97% and 15.10%, respectively. The results show that the proposed topology performs better with a constant DC source compared to the fuel cell source. Furthermore, the less component count of the proposed topology is compared with the existing topologies. Comparisons are made to validate the results of the proposed topology with different sources and the existing topologies.

# Highlights

- A symmetrical hybrid multilevel converter for different sources is proposed.
- · Enhanced voltage levels with less component count are proposed.
- The minimization of THD with constant DC source is proposed.
- A modified PS-PWM controller for effective voltage balancing is discussed.

#### **KEYWORDS**

dc-link capacitor, flying capacitor, fuel cell source, hybrid multilevel converter, total harmonic distortion

#### **INTRODUCTION** 1 Т

Multilevel converters have received significant attentions in recent years to achieve high power with enhancing voltage levels.<sup>1-4</sup> Among all classical multilevel topologies, three converters play a key role, namely the cascaded multilevel H-bridge (CHB), the flying capacitor (FC), and the neutral-point clamped (NPC)<sup>5-8</sup> in academic research as well as industrial sectors. Rodriguez et al<sup>6</sup> proposed a three-level NPC converters applicable to high voltage drives over 6 kV. The major drawback of this topology is the restricted voltage blocking for the power electronic switches. Hatti et al<sup>9</sup> proposed a five-level NPC converter in order to overcome the above limitation. However, it endures voltage imbalance of dc-link capacitors.

Following this, for high power applications, Meynard et al<sup>7</sup> proposed a FC multilevel converter that depends on the balancing of the capacitor voltages.<sup>10-14</sup> Nevertheless, in this converter, the amount of clamping capacitors rises quickly with the voltage level, which improves the complication of the scheme tremendously. Malinowski et al<sup>8</sup> proposed a CHB converter, has been gaining more popularity in greater voltage applications more than 8 kV, is another commercialized multilevel topology. However, these topologies have drawbacks of high cost and component stress. The combination of various multilevel converters leads to novel topologies, known as hybrid multilevel converters, that enhance the voltage levels and reduce the dc sources and number of clamping devices.

One of the primitive multilevel hybrid topologies discussed elsewhere<sup>15,16</sup> is the stacked multicell converter where two multilevel FC converters stacked jointly. Barbosa and Wang et al<sup>17-19</sup> suggested a five-level active NPC (5L-ANPC) hybrid topology. Besides, Chen et al<sup>20</sup> proposed a 3L-ANPC topology. Nevertheless, the main drawbacks of the two topologies are the necessity of two series-connected switches ensures the same voltage stress, which decrease the efficiency of the converters. To overcome the intrinsic disadvantages of above topologies, Tian et al<sup>21</sup> proposed a 4 L (four-level) nested NPC converter and Wang et al<sup>22,23</sup> proposed a 4 L hybrid-clamped topology. However, these various converters are designed by combining the NPC and FC topologies. Nonetheless, the limitation of these combinations is difficult to attain voltage levels not more than five.

Different topologies were proposed with the combination of CHB converters, namely asymmetrical topologies<sup>24-27</sup> and symmetrical topologies.<sup>28-31</sup> Rech et al have conducted various literatures on these hybrid multilevel converters.<sup>25</sup> However, the improper power demands and loss of modularity are the major problems of these converters. Su<sup>28</sup> and Zheng et al<sup>29</sup> have suggested various multilevel hybrid converters to increase the output voltage levels. Nevertheless, these converters have major limitation of excess number of isolated dc-sources. Sandeep et al<sup>32,33</sup> proposed a various multilevel topologies based on switched capacitors. Nevertheless, these topologies have a major limitation of high THD, more dc sources and components.

This article proposes a hybrid multilevel converter topology for different sources such as constant DC and fuel cell sources for enhancing voltage levels. The topology is integrated with modified phase shifted pulse width modulation technique (PS-PWM) in order to analyze the component count and THD for different sources, and comparisons are made accordingly. Furthermore, the voltage balancing of FC and DC link capacitors is also investigated.

# 2 | PROPOSED TOPOLOGY

Figure 1 shows the proposed configuration of the symmetrical hybrid multilevel converter consisting of two stages or cells, where the first stage reflects dc/dc converter operating through high-frequency with low voltage and the second stage used for fundamental frequency with high voltage. The entire system is examined with constant DC source and fuel cell source (FCS).

The voltage response ( $V_{dx}$ ) of the first stage is five level with a voltage rating of all switches as  $V_{dx/4}$  and the second stage voltage response ( $V_{ox}$ ) is nine level with a voltage rating of all switches as  $V_{dc}$ . This article is a significant review.<sup>19</sup> If the voltage of dc-link capacitor is continuous and reaches to 4 V, then the flying capacitors  $C_{fx1}$  and  $C_{fx2}$  rated voltages are V. The following working rules should be followed for the generation of multilevel voltage response:

- 1. It is necessary to operate Switches  $S_{x1} S_{x6}$  and  $S'_{x1} S'_{x6}$ , in the complimentary method.
- 2. Bipolar modulation is used to operate the H-bridge. In other words,  $S_{x5}$  and  $S'_{x6}$  will be controlled synchronously while  $S_{x6}$  and  $S'_{x5}$  will be operated synchronously.

By considering the operating regulations, it is possible to write the total output voltage as

$$V_{ox} = V_{dx} \cdot \left(S_{fx5} - S_{fx6}\right) \tag{1}$$

To run  $S_{x5}$  and  $S_{x6}$  at the basic frequency, it is possible to decide  $S_{fx5}$  as follows:



FIGURE 1 Proposed structure of hybrid multilevel converter

$$S_{fx5} = \begin{cases} 0 & u_{ox \le 0} \\ 1 & u_{ox > 0} \end{cases}$$
(2)

where

 $u_{ox}$  = voltage of the reference stage output.

The reference modulation voltage  $u_{refx}$  will be represented as follows for the high-frequency cell:

| TABLE 1         | Switching states with |
|-----------------|-----------------------|
| total output vo | ltage                 |

$$u_{\text{refx}} = \begin{cases} u_{ox} & S_{fx5=1} \\ -u_{ox} & S_{fx5=0} \end{cases}$$
(3)

In addition,  $S_{x1}$ ,  $S_{x2}$ ,  $S_{x3}$ , and  $S_{x4}$  switches are independent of each other, allowing the use of phase shifted pulse width modulation (PS-PWM) to regulate the high-frequency cell. The switching states and their respective output voltages are shown as follows in Table 1.

| H-bridge c      | ells            | DC/DC converter cells |                 |                 | Total output    |                    |
|-----------------|-----------------|-----------------------|-----------------|-----------------|-----------------|--------------------|
| S <sub>x6</sub> | S <sub>x5</sub> | S <sub>x4</sub>       | S <sub>x3</sub> | S <sub>x2</sub> | S <sub>x1</sub> | voltage $(V_{ox})$ |
| OFF             | ON              | OFF                   | OFF             | OFF             | OFF             | 0                  |
| OFF             | ON              | ON                    | OFF             | OFF             | OFF             | +V                 |
| OFF             | ON              | OFF                   | ON              | OFF             | OFF             | +V                 |
| OFF             | ON              | OFF                   | OFF             | ON              | OFF             | +V                 |
| OFF             | ON              | OFF                   | OFF             | OFF             | ON              | +V                 |
| OFF             | ON              | ON                    | ON              | OFF             | OFF             | +2 V               |
| OFF             | ON              | OFF                   | ON              | ON              | OFF             | +2 V               |
| OFF             | ON              | OFF                   | OFF             | ON              | ON              | +2 V               |
| OFF             | ON              | ON                    | OFF             | ON              | OFF             | +2 V               |
| OFF             | ON              | OFF                   | ON              | OFF             | ON              | +2 V               |
| OFF             | ON              | ON                    | OFF             | OFF             | ON              | +2 V               |
| OFF             | ON              | ON                    | ON              | ON              | OFF             | +3 V               |
| OFF             | ON              | ON                    | ON              | OFF             | ON              | +3 V               |
| OFF             | ON              | ON                    | OFF             | ON              | ON              | +3 V               |
| OFF             | ON              | OFF                   | ON              | ON              | ON              | +3 V               |
| OFF             | ON              | ON                    | ON              | ON              | ON              | +4 V               |
| ON              | OFF             | OFF                   | OFF             | OFF             | OFF             | 0                  |
| ON              | OFF             | ON                    | OFF             | OFF             | OFF             | -V                 |
| ON              | OFF             | OFF                   | ON              | OFF             | OFF             | -V                 |
| ON              | OFF             | OFF                   | OFF             | ON              | 0               | -V                 |
| ON              | OFF             | OFF                   | OFF             | OFF             | ON              | -V                 |
| ON              | OFF             | ON                    | ON              | OFF             | OFF             | -2 V               |
| ON              | OFF             | OFF                   | ON              | ON              | OFF             | -2 V               |
| ON              | OFF             | OFF                   | OFF             | ON              | ON              | -2 V               |
| ON              | OFF             | ON                    | OFF             | ON              | ON              | -2 V               |
| ON              | OFF             | OFF                   | ON              | OFF             | ON              | -2 V               |
| ON              | OFF             | ON                    | OFF             | OFF             | ON              | -2 V               |
| ON              | OFF             | ON                    | ON              | ON              | OFF             | -3 V               |
| ON              | OFF             | ON                    | ON              | OFF             | ON              | -3 V               |
| ON              | OFF             | ON                    | OFF             | ON              | ON              | -3 V               |
| ON              | OFF             | OFF                   | ON              | ON              | ON              | -3 V               |
| ON              | OFF             | ON                    | ON              | ON              | ON              | -4 V               |

# 3 | VOLTAGE BALANCING OF CAPACITORS

The effective voltage balancing of the proposed converter is analyzed as follows. Let the instant FC currents ( $i_{jx1}$ ,  $i_{jx2}$ ) be represented for the FCs  $C_{fx1}$  and  $C_{fx2}$  are shown in Equation (4).

$$\begin{cases} i_{fx1} = (S_{fx2} - S_{fx1}).i_{dx} \\ i_{fx2} = (S_{fx4} - S_{fx3}).i_{dx} \end{cases}$$
(4)

where  $i_{dx}$  is the current flowing from the high frequency cell, showed in Equation (5).

$$i_{dx} = i_{ox} \cdot \left( S_{fx5} - S_{fx6} \right) \tag{5}$$

The instant neutral point (NP) currents  $i_{Nx}$  can be written for the dc-link capacitors as

$$i_{Nx} = (1 - S_{fx1}) . i_{dx} - (1 - S_{fx3}) . i_{dx} = (S_{fx3} - S_{fx1}) . i_{dx}$$
(6)

Let, duty ratios of  $S_{fx1} - S_{fx4}$  are  $d_{x1} - d_{x4}$ , respectively, based on (1), during carrier period of low voltage cell the average output voltage is defined in Equation (7).

$$u_{dx} = (d_{x1} + d_{x2} + d_{x3} + d_{x4}).V$$
(7)

When frequency of the carrier is high, it is necessary to note the reference signal as steady. Duty ratios are then displayed in Equation (8).

$$d_{x1} = d_{x2} = d_{x3} = d_{x4} = \frac{u_{\text{ref}x}}{4} \tag{8}$$

The average carrier period FC currents basing on Equation (4) as:

$$\begin{cases} \vec{i_{fx1}} = (d_{x2} - d_{x1}).i_{dx} \\ \vec{i_{fx2}} = (d_{x4} - d_{x3}).i_{dx} \end{cases}$$
(9)

The average carrier period NP currents basing on Equation (5) as:

$$\bar{i_{Nx}} = (d_{x3} - d_{x1}).i_{dx} \tag{10}$$

The modified PS-PWM corresponding equations are as follows:

#### TABLE 2 Specifications of the proposed topology

| Parameters               | Rating                       |
|--------------------------|------------------------------|
| DC-link capacitor        | 2820 µF                      |
| Flying capacitor         | $C_f = 200 \ \mu F$          |
| Carrier frequency        | $f_{\rm c} = 5 \text{ kHz}$  |
| Constant DC voltage      | $V_{\rm dc} = 300 \text{ V}$ |
| FCS voltage              | 320 V                        |
| FCS current              | 90 A                         |
| Total cells              | 70                           |
| Nominal stack efficiency | 55%                          |

$$\Delta d_{x1} = -\frac{1}{4} \Delta d_{x21} - \frac{1}{4} \Delta d_{x43} + \frac{1}{2} \Delta d_{x31}$$

$$\Delta d_{x2} = \frac{3}{4} \Delta d_{x21} - \frac{1}{4} \Delta d_{x43} + \frac{1}{2} \Delta d_{x31}$$

$$\Delta d_{x3} = -\frac{1}{4} \Delta d_{x21} - \frac{1}{4} \Delta d_{x43} - \frac{1}{2} \Delta d_{x31}$$

$$\Delta d_{x4} = -\frac{1}{4} \Delta d_{x21} + \frac{3}{4} \Delta d_{x43} - \frac{1}{2} \Delta d_{x31}$$

$$(11)$$

Where  $\Delta d_{x1,}\Delta d_{x2}$ ,  $\Delta d_{x3,}\Delta d_{x4}$  are small change in duty ratio. The proposed topology specifications are displayed in Table 2.

# 4 | RESULTS AND DISCUSSIONS

Figure 2 shows a symmetrical hybrid multilevel converter modeling and simulation for enhancing the voltage and balancing of the capacitors. The entire system is connected to the  $3\emptyset$  asynchronous motor to observe the performance. From Figure 3, each phase of this hybrid converter consists of a dc/dc converter and a H-bridge converter. A modified phase-shifted PWM is operated to control the switches of the converters correspondingly.

Figures 4 and 5 show the voltage responses of the three-level dc/dc converter and five level H-bridge converter respectively. It is observed that the voltage levels of the proposed topology with FCS are improved. Furthermore, the effective voltage balancing of the capacitors are obtained is depicted in Figure 6. It is stated that the voltages of the capacitors  $V_{d1}$ ,  $V_{d2}$ ,  $V_{fx1}$ , and  $V_{fx2}$  are 160, 170, 10, and 20 V, respectively.

Figures 7 and 8 display the THD of phase voltage and current of the proposed topology with FCS is 32.04% and 4.86%, respectively. The proposed topology component count with fuel cell source is shown in Table 3.



FIGURE 2 Proposed topology with FCS



FIGURE 3 Simulation of proposed hybrid converter per phase

Furthermore, the proposed topology is investigated with a constant DC voltage of 300 V and is shown in Figure 9. For a constant DC source, a five-level response of dc/dc converter per phase is depicted in Figure 10 and it is observed that the voltage levels in steps of 60 V has been shaped from 0 to 300 V. Meanwhile, Figures 11 and 12 show the nine-level response of the inverter per phase and  $3-\emptyset$  has been shaped from -300 to 300 V.



DC/DC converter voltage







**FIGURE 6** Capacitors voltage balancing with FCS

Figure 13 shows the per phase voltage balancing of the flying capacitors and dc-link capacitors. It is observed that the voltages of  $V_{fx1}$ ,  $V_{fx2}$ ,  $V_{d1}$ , and  $V_{d2}$  are 90, 20, 120, and 180 V, respectively. The zoom effect is given in order to depict the well-balanced states of capacitors. Nevertheless, the capacitors voltage balancing can be examined experimentally in the future articles.









#### FIGURE 8 THD of phase current with FCS

Figures 14 and 15 show the total harmonic distortion (THD) for a constant DC source with respect to voltage and current is 15.10% and 1.97%, respectively. The component count of the proposed topology is compared with the existing topologies is illustrated in Table 3.

Furthermore, the proposed topology THD with respect to voltage and current is compared to existing

| Topology                 | DC<br>sources | Flying<br>capacitors | Clamped<br>diode | Active<br>switch | Total<br>components |
|--------------------------|---------------|----------------------|------------------|------------------|---------------------|
| CHB <sup>34</sup>        | 4             | 0                    | 0                | 16               | 20                  |
| NPC <sup>35</sup>        | 1             | 8                    | 8                | 16               | 33                  |
| Active NPC <sup>17</sup> | 1             | 3                    | 0                | 12               | 16                  |
| FC <sup>36</sup>         | 1             | 7                    | 0                | 16               | 23                  |
| Proposed<br>topology     | 1             | 2                    | 0                | 12               | 15                  |

# **TABLE 3** Component count of the multilevel converter



Subsystem3



FIGURE 9 Proposed topology with constant DC source

**FIGURE 10** DC/DC converter voltage with constant DC source









**FIGURE 12** 3-Ø nine level voltage response with constant DC source

**FIGURE 13** Voltage balancing of capacitors with constant DC source

 $WILEY_{}$  ENERGY STORAGE

10 of 12



Signal Selected signal: 50 cycles. FFT window (in red): 5 cycles 60 Signal mag. 40 20 0.5 Time (s) 0 0.1 0.2 0.3 0.4 0.6 0.7 0.8 0.9 1 FFT analysis Fundamental (50Hz) = 13.02, THD= 1.97% Mag (% of Fundamental) 1.5 1 0.5 0

FIGURE 15 THD of phase current with constant DC source

FIGURE 14 THD of phase voltage with constant DC source

topologies with a constant DC source and it is perceived that the among the multilevel converters with constant DC source the proposed converter has better performance as shown in Table 4.

The THD of the proposed converter with different sources is presented in Table 5, and observed that the proposed topology is appropriate for the constant DC source as compared to the FCS, so as to improve the



# TABLE 4 THD of multilevel converters

| Topology (with<br>constant DC source) | THD of<br>voltage (%) | THD of<br>current (%) |
|---------------------------------------|-----------------------|-----------------------|
| CHB <sup>34</sup>                     | 17.3                  | 10.14                 |
| NPC <sup>35</sup>                     | 36.62                 | 8.92                  |
| Active NPC <sup>17</sup>              | 22.51                 | 10.31                 |
| FC <sup>36</sup>                      | 18.56                 | 12.36                 |
| Proposed topology                     | 15.10                 | 1.97                  |

| TABLE 5 | THD of the proposed converter with different |
|---------|--|
| sources |  |

| Topology                                    | THD of<br>voltage (%) | THD of<br>current (%) |
|---|-----------------------|-----------------------|
| Proposed topology (with FCS)                | 32.04                 | 4.86                  |
| Proposed topology (with constant DC source) | 15.10                 | 1.97                  |

voltage and balancing the capacitors even though the component count is similar during both the sources.

# 5 | CONCLUSION

In this article, a symmetrical hybrid multilevel converter topology has been proposed. The proposed topology enhances the voltage levels of the converter for different sources by adopting a modified PS-PWM. The proposed topology is ideal for generating multilevel voltages with a constant DC source and a fuel cell source. The total harmonic distortion of the proposed converter with respect to voltage and current is 15.10% and 1.97%, respectively, shows better performance compared to the fuel cell source and the existing topologies with constant DC source. The proposed topology has small number of component count as related to existing topologies. Therefore, the proposed topology is more appropriate for a constant DC voltage application.

#### ACKNOWLEDGMENT

This project is supported by University Malaysia Pahang (UMP) and Mr A. S. Veerendra is working under UMP's Doctoral Research Scheme (DRS).

# **CONFLICT OF INTEREST**

The authors declare no potential conflict of interest.

### ORCID

Arigela Satya Veerendra D https://orcid.org/0000-0001-5296-1936

#### REFERENCES

- Nabae A, Takahashi I, Akagi H. A new neutral-point-clamped PWM inverter. *IEEE Trans Ind Appl.* 1981;IA-17(5):518-523.
- Kouro S, Malinowski M, Gopakumar K, Pou J. Recent advances and industrial applications of multilevel converters. *IEEE Trans Ind Electron*. 2010;57(8):2553-2580. https://doi.org/ 10.1109/tie.2010.2049719.
- Abu-Rub H, Holtz J, Rodriguez J, Ge B. Medium-voltage multilevel converters-state of the art, challenges, and requirements in industrial applications. *IEEE Trans Ind Electron*. 2010;57(8): 2581-2596. https://doi.org/10.1109/tie.2010.2043039.
- Gupta KK, Ranjan A, Bhatnagar P, Sahu LK, Jain S. Multilevel inverter topologies with reduced device count: a review. *IEEE Trans Power Electron*. 2016;31(1):135-151. https://doi.org/10. 1109/tpel.2015.2405012.
- Fazel SS, Bernet S, Krug D, Jalili K. Design and comparison of 4-kV neutral-point-clamped, flying-capacitor, and seriesconnected H-bridge multilevel converters. *IEEE Trans Ind Appl.* 2007;43(4):1032-1040. https://doi.org/10.1109/tia.2007.900476.
- Rodriguez J, Bernet S, Steimer PK, Lizama IE. A survey on neutral-point-clamped inverters. *IEEE Trans Ind Electron*. 2009;57(7):2219-2230.
- Meynard TA, Fadel M, Aouda N. Modeling of multilevel converters. *IEEE Trans Ind Electron*. 1997;44(3):356-364.
- Malinowski M, Gopakumar K, Rodriguez J, Perez MA. A survey on cascaded multilevel inverters. *IEEE Trans Ind Electron*. 2010;57(7):2197-2206. https://doi.org/10.1109/tie.2009.2030767.
- Hatti N, Kondo Y, Akagi H. Five-level diode-clamped PWM converters connected back-to-back for motor drives. *IEEE Trans Ind Appl.* 2008;44(4):1268-1276. https://doi.org/10.1109/ tia.2008.926290.
- Ghias AMYM, Pou J, Jose Capella G, Acuna P, Agelidis VG. On improving phase-shifted PWM for flying capacitor multilevel converters. *IEEE Trans Power Electron*. 2016;31(8):5384-5388. https://doi.org/10.1109/tpel.2016.2521803.
- McGrath BP, Holmes DG. Natural capacitor voltage balancing for a flying capacitor converter induction motor drive. *IEEE Trans Power Electron*. 2009;24(5–6):1554-1561. https://doi.org/ 10.1109/tpel.2009.2016567.
- 12. Thielemans S, Ruderman A, Reznikov B, Melkebeek J. Improved natural balancing with modified phase-shifted PWM for single-leg five-level flying-capacitor converters. *IEEE Trans Power Electron.* 2011;27(4):1658-1667.
- Feng C, Liang J, Agelidis VG. Modified phase-shifted PWM control for flying capacitor multilevel converters. *IEEE Trans Power Electron*. 2007;22(1):178-185. https://doi.org/10.1109/ tpel.2006.886600.
- Shukla A, Ghosh A, Joshi A. Natural balancing of flying capacitor voltages in multicell inverter under PD carrier-based PWM. *IEEE Trans Power Electron*. 2011;26(6):1682-1693. https://doi.org/10.1109/tpel.2010.2089807.
- Ghias AM, Pou J, Agelidis VG. An active voltage-balancing method based on phase-shifted PWM for stacked multicell converters. *IEEE Trans Power Electron*. 2015;31(3):1921-1930.
- Ghias AMYM, Pou J, Acuna P, Ceballos S, Heidari A. Elimination of low-frequency ripples and regulation of neutral-point voltage in stacked multicell converters. *IEEE Trans Power Electron*. 2017;32(1):164-175. https://doi.org/10.1109/tpel.2016. 2536646.

WILEY ENERGY STORAGE

- P. Barbosa, P. Steimer, J. Steinke, M. Winkelnkemper, and N. Celanovic, Active-neutral-point-clamped (ANPC) multilevel converter technology. In 2005 European conference on power electronics and applications, 2005: IEEE: 10.
- Wang K, Zheng Z, Li Y, Liu K, Shang J. Neutral-point potential balancing of a five-level active neutral-point-clamped inverter. *IEEE Trans Ind Electron*. 2013;60(5):1907-1918. https://doi.org/ 10.1109/tie.2012.2227898.
- Wang K, Li Y, Zheng Z, Wei D, Fan B. A symmetrical Hybrid nine-level inverter for high speed open-winding motor drive system. *IEEE Energ Convers Congress Exposition (ECCE)*. 2016; 2016:1-6. https://doi.org/10.1109/ECCE.2016.7854793.
- H. Chen, Y. He, J. Liu, X. Chen, H. Xiao, 2019. A novel hybrid SVPWM modulation algorithm for five level active neutralpoint-clamped converter. In: 34th annual IEEE applied power electronics conference and exposition (APEC), Anaheim, CA, March 17–21: 2494–2498. [online]. Available at: <Go to ISI>: //WOS:000475931102103
- Tian K, Wu B, Narimani M, Xu D, Cheng Z, Zargari NR. A capacitor voltage-balancing method for nested neutral point clamped (NNPC) inverter. *IEEE Trans Power Electron*. 2016;31 (3):2575-2583. https://doi.org/10.1109/tpel.2015.2438779.
- Wang K, Zheng Z, Xu L, Li Y. A four-level Hybrid-clamped converter with natural capacitor voltage balancing ability. *IEEE Trans Power Electron*. 2014;29(3):1152-1162. https://doi.org/10. 1109/tpel.2013.2262834.
- Wang K, Xu L, Zheng Z, Li Y. Voltage balancing control of a four-level hybrid-clamped converter based on zero-sequence voltage injection using phase-shifted PWM. *IEEE Trans Power Electron.* 2015;31(8):5389-5399.
- Manjrekar MD, Steimer PK, Lipo TA. Hybrid multilevel power conversion system: a competitive solution for high-power applications. *IEEE Trans Ind Appl.* 2000;36(3):834-841. https://doi. org/10.1109/28.845059.
- Rech C, Pinheiro JR. Hybrid multilevel converters: unified analysis and design considerations. *IEEE Trans Ind Electron*. 2007;54(2):1092-1104. https://doi.org/10.1109/tie.2007.892255.
- Veenstra M, Rufer A. Control of a hybrid asymmetric multilevel inverter for competitive medium-voltage industrial drives. *IEEE Trans Ind Appl.* 2005;41(2):655-664. https://doi.org/10. 1109/tia.2005.844382.
- Zhang Y, Adam GP, Lim TC, Finney SJ, Williams BW. Hybrid multilevel converter: capacitor voltage balancing limits and its extension. *IEEE Trans Ind Inform*. 2013;9(4):2063-2073. https:// doi.org/10.1109/tii.2012.2235846.

- Su G-J. Multilevel DC-link inverter. *IEEE Trans Ind Appl.* 2005;41(3):848-854.
- Zheng Z, Wang K, Xu L, Li Y. A hybrid cascaded multilevel converter for battery energy management applied in electric vehicles. *IEEE Trans Power Electron*. 2013;29(7):3537-3546.
- Costa LF, Mussa SA, Barbi I. Multilevel Buck/boost-type DC-DC converter for high-power and high-voltage application. *IEEE Trans Ind Appl.* 2014;50(6):3931-3942. https://doi.org/10. 1109/tia.2014.2313715.
- Ruiz-Caballero DA, Ramos-Astudillo RM, Mussa SA, Heldwein ML. Symmetrical Hybrid multilevel DC-AC converters with reduced number of insulated DC supplies. *IEEE Trans Ind Electron.* 2010;57(7):2307-2314. https://doi.org/10. 1109/tie.2009.2036636.
- Sandeep N, Yaragatti UR. A switched-capacitor-based multilevel inverter topology with reduced components. *IEEE Trans Power Electron*. 2018;33(7):5538-5542. https://doi.org/10.1109/ tpel.2017.2779822.
- Sandeep N, Yaragatti UR. Operation and control of a nine-level modified ANPC inverter topology with reduced part count for grid-connected applications. *IEEE Trans Ind Electron*. 2017;65 (6):4810-4818.
- Bahman AS, Blaabjerg F. Comparison between 9-level Hybrid asymmetric and conventional multi-level inverters for medium voltage application. *IEEE Int Symp Ind Electron (ISIE)*. 2013; 2013:1-7. https://doi.org/10.1109/ISIE.2013.6563703.
- Zambra DAB, Rech C, Pinheiro JR. Comparison of neutralpoint-clamped, symmetrical, and hybrid asymmetrical multilevel inverters. *IEEE Trans Ind Electron*. 2010;57(7):2297-2306. https://doi.org/10.1109/tie.2010.2040561.
- Rana RA, Patel SA, Muthusamy A, Lee C, Kim HJ. Review of multilevel voltage source inverter topologies and analysis of harmonics distortions in FC-MLI. *Electronics*. Art no. 1329. 2019;8(11). https://doi.org/10.3390/electronics8111329.

How to cite this article: Veerendra AS, Mohamed MR, Sulaiman MH, Leung PK. Modeling and analysis of hybrid multilevel converter for constant DC and fuel cell sources. *Energy Storage*. 2020;2:e193. <u>https://doi.org/10.</u> 1002/est2.193