


INTERCONNECTION AND DAMPING ASSIGNMENT PASSIVITY BASED CONTROLLER FOR
MULTILEVEL INVERTER

NUR HUDA BINTI RAMLAN

UNIVERSITI TEKNOLOGI MALAYSIA

“ I hereby declare that I have read this thesis and in my
opinion this thesis is sufficient in terms of scope and quality for the
award of the degree of Doctor of Philosophy (Electrical Engineering)”

Signature : 
Name : Assoc. Prof. Dr. Naziha Ahmad Azli
Date : 20th June 2017

BAHAGIAN A – Pengesahan Kerjasama*

Adalah disahkan bahawa projek penyelidikan tesis ini telah dilaksanakan melalui kerjasama antara _____ dengan _____

Disahkan oleh:

Tandatangan : Tarikh :

Nama :

Jawatan :
(Cop rasmi)

** Jika penyediaan tesis/projek melibatkan kerjasama.*

BAHAGIAN B – Untuk Kegunaan Pejabat Fakulti Kejuruteraan Elektrik

Tesis ini telah diperiksa dan diakui oleh:

Nama dan Alamat Pemeriksa Luar : **Assoc. Prof. Dr. Jeyraj a/l Selvaraj**
UMPEDAC, Level 4 Wisma R&D University
Malaya,
59990 Kuala Lumpur

Nama dan Alamat Pemeriksa Dalam : **Prof. Madya Dr. Nik Rumzi bin Nik Idris**
Faculty Electrical Engineering
Universiti Teknologi Malaysia
81310 UTM Johor Bahru
UTM Johor Bahru

Disahkan oleh Timbalan Pendaftar di Fakulti Kejuruteraan Elektrik :

Tandatangan : Tarikh :

Nama : **ENCIK AZRI BIN HOHAD**
.....

INTERCONNECTION AND DAMPING ASSIGNMENT PASSIVITY-BASED
CONTROLLER FOR MULTILEVEL INVERTER

NUR HUDA BINTI RAMLAN


A thesis submitted in fulfillment of the
requirements for the award of the degree of
Doctor of Philosophy (Electrical Engineering)

Faculty of Electrical Engineering
Universiti Teknologi Malaysia

JUNE 2017

DECLARATION

I declare that this thesis entitled "*Interconnection and Damping Assignment Passivity-Based Controller for Multilevel Inverter*" is the result of my own research except as cited in the references. The thesis has not been accepted for any degree and is not concurrently submitted in the candidature of any other degree.

Signature : 

Name : Nur Huda Binti Ramlan

Date : 20th June 2017

To my lovely mother, who gave me endless love, trust, constant encouragement over the years, and for her prayers.

To my husband, kids, my mother in law and siblings, for their patience, support, love, and for enduring the ups and downs during the completion of this thesis.

To everyone, who believed in me when I didn't believe in myself.

Irdina Az Zahra and Muhammad Irsyad Addeen.

This thesis is dedicated to them.

ACKNOWLEDGEMENT

This thesis completion could not have been possible without the participation and assistance of so many people whose names may not all be enumerated. Their contributions are sincerely appreciated and gratefully acknowledged.

Special thanks to my project supervisor **Associate Professor Dr. Naziha Ahmad Azli** for all her patience, guidance and support during the execution of this project. Through her expert guidance, I was able to overcome all the obstacles that I encountered throughout the journey.

My appreciation goes to power electronics research group members at Faculty of Electrical Engineering, Universiti Teknologi Malaysia especially Dr Norjulia, Dr. Hanifah, Nor Mazlina, Izni, Rozana, Razman, Encik Megat and laboratory technician Mr Yusuf, Mr Shafie and Puan Nurul for their endless help and support through ups and downs. Without them, this lonely journey would be harder.

Special thanks to my beloved mother and mother in law, for their motherly love and prayers. To my lovely husband, who also struggled with his PhD journey for the last few years, thank you for your constant encouragement and infinitive support from the beginning of my research. To my beloved children, Irdina Az Zahra and Muhammad Irsyad Addeen, thank you for being understanding and my heartfelt apology for keep leaving you both behind most of the time for this.

My appreciation also goes to Universiti Malaysia Pahang and Ministry of Education for granting my scholarship. Above all, to the Great Almighty, the author of knowledge and wisdom, for his countless love.

ABSTRACT

This thesis proposes an Interconnection and Damping Assignment Passivity-Based Controller (IDA-PBC) to control a 5-level Cascaded H-Bridge Multilevel Inverter (CHMI). The proposed IDA-PBC uses the Port-Controlled Hamiltonian (PCH) theory to modify the CHMI system energy by adding damping, thereby modifying dissipation structures related to dynamics and stability. The objective is to maintain output voltage regulation, resulting in fast response and low Total Harmonic Distortion (THD) values. Although the proposed IDA-PBC control algorithm showed outstanding performance during transient and nonlinear load condition, further improvements are required during no-load condition. To address this, improvements in the form of modification to the proposed IDA-PBC algorithm was made by adding a single loop Proportional-Integral (PI) controller at the voltage side, which was aimed at regulating the voltage before it was fed back into the IDA-PBC. To verify the viability of the proposed IDA-PBC-PI controller for the CHMI, a simulation study was conducted using MATLAB/Simulink at a 20 kHz switching frequency and 1 μ s sample time. The controller was tested at five load conditions, namely, steady state, no-load to full-load, load uncertainty, structural uncertainty and nonlinear load condition. The performance of the proposed controller showed regulated output voltage while maintaining THD values below 5% in all load conditions and a maximum of 220 μ s response time during load uncertainty. The simulation results revealed the superiority of the proposed controller compared to the conventional double loop PI controller and the conventional IDA-PBC in terms of transient response, THD value, as well as regulation of the output voltage. The feasibility of the proposed IDA-PBC-PI controller was validated by developing its proof-of-concept hardware prototype. The simulation and experimental results obtained based on a 3 kHz switching frequency and 38 μ s sample time were found to be consistent, which confirmed the capability of the proposed controller in controlling the 5-level CHMI output voltage.

ABSTRAK

Tesis ini mengusulkan Penetapan Terhadap Sambungan dan Redaman bagi Pengawal yang Berasaskan Konsep Pasif (IDA-PBC) untuk mengawal 5-aras Penyongsang Jejambat-H Pelbagai Aras (CHMI). IDA-PBC yang diusulkan menggunakan teori Tempat-Kawalan Hamiltonian (PCH) untuk mengubah suai tenaga CHMI dengan menambah redaman dan mengubah suai struktur pelepasan yang berkaitan dengan dinamik dan kestabilan. Objektif kawalan adalah untuk mengekalkan aturan voltan keluaran, serta menghasilkan masa tindak balas yang cepat dan Jumlah Gangguan Harmonik (THD) yang rendah. Walaupun algoritma kawalan IDA-PBC yang diusulkan menunjukkan prestasi cemerlang semasa kondisi peralihan dan beban yang tidak linear, penambahbaikan diperlukan semasa kondisi ketiadaan beban. Oleh itu, pengubahsuaian kepada algoritma IDA-PBC yang diusulkan telah dilaksanakan dengan menambah kawalan Berkadar-Kamiran (PI) pada bahagian voltan, untuk mengawal selia voltan sebelum ia disuap-balik ke dalam IDA-PBC. Bagi mengesahkan kebolehpayaan kawalan ini, kajian simulasi dijalankan menggunakan MATLAB/Simulink pada frekuensi pensuisan 20 kHz dan 1 μ s sampel masa. Pengawal ini diuji di lima keadaan beban iaitu pada keadaan tetap, tiada beban kepada beban penuh, beban yang tidak menentu, ketidakpastian struktur dan beban yang tidak linear. Prestasi pengawal yang diusulkan menunjukkan voltan keluaran adalah teratur, disamping mengekalkan nilai THD bawah 5% dan masa tindak balas maksimum sehingga 220 μ s. Keputusan simulasi mendedahkan keunggulan pengawal yang dicadangkan berbanding pengawal PI dua gegelung konvensional dan pengawal IDA-PBC konvensional dari segi masa tindakbalas, nilai THD serta aturan voltan keluaran. Semua pelaksanaan pengawal IDA-PBC-PI yang dicadangkan telah disahkan dengan membangunkan perkakasan prototaip berdasarkan konsep-pembuktian. Keputusan simulasi dan eksperimen yang diperolehi berdasarkan frekuensi pensuisan 3 kHz dan 38 μ s sampel masa adalah didapati konsisten, yang mengesahkan keupayaan pengawal yang dicadangkan dalam mengawal voltan keluaran bagi 5-aras CHMI.

TABLE OF CONTENTS

CHAPTER	TITLE	PAGE
	DECLARATION	ii
	ACKNOWLEDGEMENT	iv
	ABSTRACT	v
	ABSTRAK	v
	TABLE OF CONTENTS	vi
	LIST OF TABLES	xi
	LIST OF FIGURES	xii
	LIST OF ABBREVIATIONS	xviii
1	INTRODUCTION	1
	1.1 Introduction	1
	1.2 Problem Statement	3
	1.3 Thesis Objective	5
	1.4 Thesis Scope	6
	1.5 Thesis Contribution	6
	1.6 Organization of Thesis	7
2	LITERATURE REVIEW	9
	2.1 Introduction	9
	2.2 Multilevel Inverters (MLI) Topologies	10
	2.2.1 Diode-Clamped Multilevel Inverter (DCMI)	12
	2.2.2 Flying-Capacitor Multilevel Inverter (FCMI)	14
	2.2.3 Cascaded H-bridge Multilevel Inverter (CHMI)	15
	2.2.4 Significance of the 5-level CHMI	17
	2.3 Multilevel Inverter Controllers	20
	2.3.1 Linear Controller	21
	2.3.1.1 Proportional-Integral (PI) Controller	21

2.3.2	Nonlinear Controller	25
2.3.2.1	Hysteresis Controllers	25
2.3.2.2	Passivity-Based Controllers (PBC)	27
2.3.3	The Proposed IDA-PBC-PI Controller	38
2.4	Summary	39
3	METHODOLOGY	40
3.1	Introduction	40
3.2	Research Flow	41
3.3	Mathematical Modeling	44
3.3.1	Circuit Description	44
3.3.2	Average modeling of the 5-level CHMI	47
3.3.3	Transformation of single phase d-q Synchronous Reference Frame (SRF)	50
3.3.4	Average Model Validation	54
3.3.5	Determination of Equilibrium Points	56
3.3.6	Development of the IDA-PBC control signal for the 5-level CHMI	58
3.3.7	Determination of The New Matching Equation	60
3.3.8	Complementary PI-controller	64
3.4	Simulation Work	67
3.4.1	5-level CHMI	67
3.4.2	LC Filter Design	68
3.4.3	Phase-Shifted Pulse Width Modulation (PS-PWM) Multicarrier Method	72
3.4.4	The Controller	74
3.4.4.1	IDA-PBC and IDA-PBC-PI Controller	74
3.4.4.2	Double-loop PI controller	76
3.5	Experimental Work	80
3.5.1	5-level CHMI Circuit Configuration	82
3.5.1.1	Gate Drive Circuit	85
3.5.1.2	The LC Filter	86

3.5.2	Load Test Rig	87
3.5.2.1	Linear load test rig	87
3.5.2.2	Nonlinear load test rig	88
3.6	Summary	89
4	RESULTS AND ANALYSIS	90
4.1	Introduction	90
4.2	Simulation Results	90
4.2.1	Steady state condition with nominal load	91
4.2.2	No load to Full Load Condition	94
4.2.3	Load uncertainty	100
4.2.4	Structural Uncertainty	104
4.2.4.1	Mix linear and nonlinear load	104
4.2.4.2	Pure nonlinear Load	106
4.2.5	Summary of Simulation Results	109
4.3	Experimental Results and Analysis	112
4.3.1	No Load Condition	114
4.3.2	Load uncertainty	120
4.3.3	Structural Uncertainty	124
4.3.3.1	Mixed linear and nonlinear load	124
4.3.3.2	Pure Nonlinear Load	128
4.3.4	Summary of Experimental Results	131
4.4	Summary	134
5	CONCLUSION AND RECOMMENDATION	136
5.1	Conclusion	136
5.1.1	IDA-PBC with New Interconnection and Damping Matrices for 5-level Cascaded H-bridge Multilevel Inverter	137
5.1.2	Complementary PI controller	138

5.2 Future Recommendation	139
REFERENCES	140
APPENDIX A-C	151

LIST OF TABLES

TABLE NO.	TITLE	PAGE
2.1	Number of components in different multilevel inverter topology	18
2.2	Number of components in 5-level multilevel inverters	18
3.1	Switching table for 5-level CHMI	46
3.2	Simulation parameters	75
3.3	Parameters used in experimental set-up and the related simulations	81
3.4	Parameter Values	84
4.1	Summary of the 5-level CHMI output voltage performance with PI, IDA-PBC and IDA-PBC-PI controllers under 1 μ s sample time and 20 kHz switching frequency	110
4.2	Summary of the 5-level CHMI output voltage performance with IDA-PBC and IDA-PBC-PI controllers during simulation and experiment under 38 μ s sample time and 3 kHz switching frequency	132

LIST OF FIGURES

FIGURE NO.	TITLE	PAGE
2.1	Diode-clamped multilevel inverter	12
2.2	Flying capacitor multilevel inverter	14
2.3	Cascaded H-bridge multilevel inverter	16
2.4	5-level multilevel inverter output voltage waveform	19
2.5	Model-based control techniques for multilevel inverter	20
2.6	Basic block diagram of a PI Controller	22
2.7	PI Controller for the CHMI	23
2.8	Hysteresis controller concept	26
3.1	Process flow chart of the research work	43
3.2	Circuit diagram of the 5-level CHMI and the proposed controller	45
3.3	5-level CHMI configuration with LC filter and resistor load	45
3.4	Equivalent average circuit model of a 5-level CHMI	48
3.5	SRF and d-q transformation	51
3.6	The output voltage with x_1, x_2, x_3 and x_4 signals produced by (a) switch model (b) average model	55
3.7	Output voltage THD generated by (a) switch model (b) average model	56
3.8	Block diagram of the proposed mathematical model of PCH in IDA-PBC	63
3.9	Control schematic of IDA-PBC with complementary PI controller at x_3 in IDA-PBC-PI structure	65
3.10	Closed-loop block diagram of the complementary PI controller in IDA-PBC-PI structure	66
3.11	Simulation layout of the proposed controller for the 5-level CHMI	67

3.12	5-level CHMI simulation blocks	68
3.13	Second order LC filter configuration	69
3.14	Low-pass filter output	70
3.15	Phase-shifted PWM technique	72
3.16	PWM output voltage produced by pulses generated by PS-PWM	73
3.17	Block diagram of the IDA-PBC constructed in MATLAB/Simulink	74
3.18	Double-loop PI control model	77
3.19	PI Current loop	78
3.20	PI Voltage loop	79
3.21	Hardware layout	82
3.22	Overall experimental set-up	83
3.23	Power inverter circuit	83
3.24	Circuit schematic of IGBT module	85
3.25	Block diagram of the gate drive and dead time circuit	86
3.26	Single phase full bridge rectifier circuit configuration	88
4.1	Steady state condition with nominal load top to bottom, PWM voltage V_{PWM} , output voltage V_C , inductor current i_L , and load current i_R (a) PI Controller (b) IDA-PBC (c) IDA-PBC-PI	93
4.2	Output voltage waveform and harmonic spectrum of the proposed IDA-PBC for CHMI during steady state condition (a) PI controller (b) IDA-PBC controller (c) IDA-PBC-PI controller	93
4.3	System response during no load to full load transition, top to bottom, PWM voltage V_{PWM} , output capacitor voltage V_C , inductor current i_L , and load current i_R (a) PI Controller (b) IDA-PBC (c) IDA-PBC-PI controller	95
4.4	No load to full load condition, top to bottom, 5-level CHMI output voltage with IDA-PBC-PI controller, IDA-PBC, and PI controller, and comparison of the 5-level CHMI output	

	voltage waveforms with IDA-PBC-PI controller, IDA-PBC and PI controller during no load to full load transition.	96
4.5	Comparison of the 5-level CHMI output voltage waveforms on transient response during no load transition	97
4.6	Comparison of the 5-level CHMI output voltage waveforms on voltage drop during no load transition	97
4.7	5-level CHMI output voltage THD during steady-state of no load condition with (a) PI controller (b) IDA-PBC (c) IDA-PBC-PI controller	98
4.8	5-level CHMI output voltage THD during no load to full load transition with (a) PI controller (b) IDA-PBC (c) IDA-PBC-PI controller	99
4.9	System response under load uncertainty condition from 124.5 Ω to 82.5 Ω and back to 124.5 Ω , top to bottom, the PWM output voltage V_{PWM} , the output capacitor voltage V_C , the inductor current i_L and the load current i_R . with (a) PI controller (b) IDA-PBC (c) IDA-PBC-PI controller	101
4.10	5-level CHMI output voltage with different controllers during load uncertainty condition, top to bottom, with IDA-PBC-PI controller, IDA-PBC, and PI controller, and comparison of output voltage waveforms with IDA-PBC-PI controller, IDA-PBC and PI controller during load transition.	102
4.11	Comparison of the 5-level CHMI output voltage transient response during load uncertainty	102
4.12	5-level CHMI output voltage THD during load uncertainty transition (a) PI controller (b) IDA-PBC (c) IDA-PBC-PI controller	103
4.13	System response under mixed linear and nonlinear loads (a) PI controller (b) IDA-PBC (c) IDA-PBC-PI controller	105
4.14	Output voltage THD under mix linear and nonlinear load operation (a) PI controller (b) IDA-PBC (c) IDA-PBC-PI controller	106

4.15	System response under purely nonlinear load condition (a) PI controller (b) IDA-PBC (c) IDA-PBC-PI controller	108
4.16	Output voltage THD under nonlinear load operation (a) IDA-PBC-PI controller (b) IDA-PBC (c) PI controller	108
4.17	Comparison in the controller's performances (simulation) in terms of output voltage transient time	111
4.18	Comparison of controller's performances (simulation) in terms of output voltage THD percentage.	111
4.19	System response of 5-level CHMI with PI Controller (a) steady-state of nominal load condition (b) Output voltage THD with nominal load (c) Steady-state of no load condition (open circuit).	113
4.20	No load to full load condition with IDA-PBC, top to bottom, PWM output voltage V_{PWM} , output voltage V_C , inductor current i_L , and load current i_R (a) simulation (b) experimental	115
4.21	System response during no load transient with IDA-PBC, top to bottom, output voltage V_C , inductor current i_L , and load current i_R (a) simulation (b) experimental	115
4.22	Output voltage THD of the 5-level CHMI during steady-state of no load condition with IDA-PBC (a) simulation (b) experimental	116
4.23	No load to full load condition with IDA-PBC-PI controller, top to bottom, PWM outout voltage V_{PWM} , output voltage V_C , inductor current i_L , and load current i_R (a) simulation (b) experimental	117
4.24	System response during no load transient with IDA-PBC-PI controller, top to bottom, output voltage V_C , inductor current i_L , and load current i_R (a) simulation (b) experimental	118
4.25	Output voltage THD of 5-level CHMI during steady-state of no load condition with IDA-PBC-PI controller (a) simulation (b) experimental	118

4.26	Comparison of IDA-PBC and IDA-PBC-PI controller transient response during no load transition (a) simulation (b) experimental	120
4.27	System response during load uncertainty with IDA-PBC, top to bottom, the PWM output voltage V_{PWM} , the output capacitor voltage v_C , the inductor current i_L and the load current i_R (a) simulation (b) experimental	121
4.28	Transient response of IDA-PBC during load uncertainty, top to bottom, output voltage V_C , inductor current i_L , and load current i_R (a) simulation (1700 μ s) (b) experimental (1300 μ s)	122
4.29	System response during load uncertainty with IDA-PBC-PI, top to bottom, the PWM voltage V_{PWM} , the output capacitor voltage v_C , the inductor current i_L and the load current i_R (a) simulation (b) experimental	123
4.30	Transient response of IDA-PBC during load uncertainty, top to bottom, output voltage V_C , inductor current i_L , and load current i_R (a) simulation (1500 μ s) (b) experimental (1200 μ s)	123
4.31	System response under mixed linear and nonlinear load with IDA-PBC, top to bottom, the PWM output voltage V_{PWM} , the output capacitor voltage v_C , the inductor current i_L and the load current i_R (a) simulation (b) experimental	125
4.32	Output voltage THD of the 5-level CHMI during steady-state of mixed load condition with IDA-PBC (a) simulation (b) experimental	126
4.33	System response under mixed linear and nonlinear load with IDA-PBC-PI, top to bottom, the PWM output voltage V_{PWM} , the output capacitor voltage v_C , the inductor current i_L and the load current i_R (a) simulation (b) experimental	127
4.34	Output voltage THD of the 5-level CHMI during steady-state of mixed load condition with IDA-PBC-PI controller (a) simulation (b) experimental	127

4.35	System response under pure nonlinear load with IDA-PBC, top to bottom, the PWM output voltage V_{PWM} , the output capacitor voltage v_C , the inductor current i_L and the load current i_R (a) simulation (b) experimental	129
4.36	Output voltage THD of 5-level CHMI during steady-state of pure nonlinear load condition with IDA-PBC (a) simulation (b) experimental	129
4.37	System response under pure nonlinear load with IDA-PBC-PI, top to bottom, the PWM voltage V_{PWM} , the output capacitor voltage v_C , the inductor current i_L and the load current i_R (a) simulation (b) experimental	130
4.38	Output voltage THD of 5-level CHMI during steady-state of pure nonlinear load condition with IDA-PBC-PI (a) simulation (b) experimental	131
4.39	Comparison in the controllers' performances (experimental) in terms of output voltage transient time	133
4.40	Comparison of controller's performances (experimental) in terms output voltage THD percentage.	133

LIST OF ABBREVIATIONS

A	-	Ampere
A_c	-	Amplitude of the carrier signal
A_m	-	Amplitude of the modulating signal
A/D	-	Analog/Digital
CHMI	-	Cascaded H-bridge Multilevel Inverter
CPU	-	Central Processing Unit
DC	-	Direct Current
DSP	-	Digital Signal Processor
EMI	-	Electromagnetic Interference
EV	-	Electric Vehicle
FFT	-	Fast Fourier Transform
FPGA	-	Field-Programmable Gate Array
I/O	-	Input/Output
IGBT	-	Insulated-Gate Bipolar Transistor
kHz	-	kilo Hertz
m	-	Number of staircase level
m_a	-	Amplitude modulation ratio
MLI	-	Multilevel Inverter
N	-	Harmonic order
PS-PWM	-	Phase-shift Pulse Width Modulation
PV	-	Photovoltaic
PWM	-	Pulse Width Modulation
$r1, r2$	-	Random number in a range of 0 to 1
n	-	Number of single phase full bridge inverters
THD	-	Total Harmonic Distortion
V	-	Volt
Var	-	Volt amperes reactive
VDC1	-	DC supply module 1
VDC2	-	DC supply module 2

V_c	-	Capacitor output voltage of CHMI
W	-	Watt
μs	-	micro seconds
θ	-	Angle

REFERENCES

- [1] H. A. A. Nabae, I. Takahashi, "A new neutral-point clamped PWM Inverter," *IEEE Trans. Ind. Appl.*, vol. IA-17, no. 5, pp. 518–523.
- [2] G. S. Shehu, A. B. Kunya, I. H. Shanono, and T. Yalcinoz, "A Review of Multilevel Inverter Topology and Control Techniques," vol. 4, no. 3, pp. 233–241, 2016.
- [3] I. Colak, E. Kabalci, and R. Bayindir, "Review of multilevel voltage source inverter topologies and control schemes," *Energy Conversion and Management*, vol. 52, pp. 1114–1128, 2011.
- [4] P. Y. Lim and N. a. Azli, "A modular structured multilevel inverter active power filter with unified constant-frequency integration control for nonlinear AC loads," in *Proceedings of the International Conference on Power Electronics and Drive Systems*, 2007, pp. 244–248.
- [5] S. S. Katkamwar, "Cascaded H-Bridge Multilevel PV Inverter With MPPT For Grid Connected Application," pp. 641–646, 2016.
- [6] C. Boonmee and Y. Kumsuwan, "Control of single-phase cascaded H-bridge multilevel inverter with modified MPPT for grid-connected photovoltaic systems," *IECON 2013 - 39th Annu. Conf. IEEE Ind. Electron. Soc.*, pp. 566–571, 2013.
- [7] C. S. Kiruba Samuel and K. Ramani, "Multilevel inverter control for wind-photovoltaic generation systems," *2012 Int. Conf. Comput. Electron. Electr. Technol. ICCEET 2012*, pp. 457–462, 2012.
- [8] N. Chauhan and K. C. Jana, "Cascaded multilevel inverter for underground traction drives," *PEDES 2012 - IEEE Int. Conf. Power Electron. Drives Energy Syst.*, 2012.
- [9] J. N. Chiasson, B. Özpineci, and L. M. Tolbert, "A five-level three-phase hybrid cascade multilevel inverter using a single DC source for a PM synchronous motor drive," *Conf. Proc. - IEEE Appl. Power Electron. Conf.*

Expo. - APEC, vol. 2, pp. 1504–1507, 2007.

- [10] R. A. Ahmed, S. Mekhilef, and H. W. Ping, “A three-Phase shunt active power filter with unified constant frequency integration control with RLC connection circuit,” in *International Conference for Technical Postgraduates 2009, TECHPOS 2009*, 2009.
- [11] L. Haw, M. S. a Dahidah, and H. a F. Almurib, “SHE-PWM Cascaded Multilevel Inverter With Adjustable DC Voltage Levels Control for STATCOM Applications,” *Power Electron. IEEE Trans.*, vol. 29, no. 12, pp. 6433–6444, 2014.
- [12] X. X. X. Xu, Y. Z. Y. Zou, K. D. K. Ding, and F. L. F. Liu, “A STATCOM based on cascade multilevel inverter with phase-shift SPWM,” *2004 Int. Conf. Power Syst. Technol. 2004. PowerCon 2004.*, vol. 1, pp. 1139–1143, 2004.
- [13] Yashobanta Panda, “Analysis of Cascaded Multilevel Inverter Induction Motor Drives,” pp. 1–108.
- [14] W. Are *et al.*, “Electrical Power Systems Quality , Second Edition.”
- [15] A. F. Cupertino, L. P. Carlette, F. Perez, J. T. Resende, S. I. Seleme, and H. A. Pereira, “Use of control based on passivity to mitigate the harmonic distortion level of inverters,” *2013 IEEE PES Conf. Innov. Smart Grid Technol. ISGT LA 2013*, 2013.
- [16] D. Committee of the IEEE Power and E. Society, “IEEE Recommended Practice and Requirements for Harmonic Control in Electric Power Systems IEEE Power and Energy Society.”
- [17] S. T. J. C. and N. R. P. M. H. M. K. Rathi, “PI Control of Multi Level Inverter Based Shunt Active Power Filter for Harmonic Mitigation in Three Phase Systems,” in *2015 International Conference on Circuit, power and Computing Technologies*, 2015.
- [18] A. Shukla, A. Ghosh, and A. Joshi, “Improved multilevel hysteresis current regulation and capacitor voltage balancing schemes for flying capacitor multilevel inverter,” *IEEE Trans. Power Electron.*, vol. 23, pp. 518–529, 2008.

- [19] A. Visintin, “Mathematical models of hysteresis,” in *The Science of Hysteresis*, vol. 1, 2006, pp. 1–123.
- [20] J. Zeng, Z. Zhang, and W. Qiao, “An interconnection and damping assignment passivity-based controller for a DC-DC boost converter with a constant power load,” *IEEE Trans. Ind. Appl.*, vol. 50, no. 4, pp. 2314–2322, 2014.
- [21] M. Böttcher, J. Dannehl, and F. W. Fuchs, “Interconnection and Damping Assignment Passivity-Based current control of grid-connected PWM converter with LCL-filter,” *Proc. EPE-PEMC 2010 - 14th Int. Power Electron. Motion Control Conf.*, pp. 20–26, 2010.
- [22] G. V. Santos, A. F. Cupertino, V. F. Mendes, and S. I. Seleme, “Interconnection and damping assignment passivity-based control of a PMSG based wind turbine for maximum power tracking,” *IEEE Int. Symp. Ind. Electron.*, vol. 2015–Septe, no. x, pp. 306–311, 2015.
- [23] M. Hilairet, O. Bethoux, T. Azib, and R. Talj, “Interconnection and damping assignment passivity-based control of a fuel cell system,” *IEEE Int. Symp. Ind. Electron.*, pp. 219–224, 2010.
- [24] Y. Yao and Y. Jiang, “Attitude stabilization of spacecraft with two moving-mass via interconnection and damping assignment,” *Chinese Control Decis. Conf. 2008, CCDC 2008*, pp. 5115–5118, 2008.
- [25] K. Nunna, M. Sassano, and A. Astolfi, “Constructive Interconnection and Damping Assignment for Port-Controlled Hamiltonian Systems,” *IEEE Trans. Automat. Contr.*, vol. 60, no. 9, pp. 2350–2361, 2015.
- [26] D. Jeltsema, R. Ortega, and J. M. A. Scherpen, “An energy-balancing perspective of interconnection and damping assignment control of nonlinear systems,” *Automatica*, vol. 40, no. 9, pp. 1643–1646, 2004.
- [27] S. Golestan, M. Ramezani, M. Monfared, and J. M. Guerrero, “A D-Q synchronous frame controller for single-phase inverter-based islanded distributed generation systems,” *Int. Rev. Model. Simulations*, vol. 4, no. 1, pp. 42–54, 2011.
- [28] J. F. W. Eds *et al.*, *Nonlinear Control of Vehicles and Robots*. 2011.

- [29] L. A. Zadeh, "Fuzzy Sets," *Inf. Control*, no. 8, pp. 338–353, 1965.
- [30] P. Iniyaval and S. R. Karthikeyan, "Fuzzy Logic Based Quasi Z-Source Cascaded Multilevel Inverter with Energy Storage for Photovoltaic Power Generation system," *Emerg. Trends Eng. Technol. Sci. (ICETETS), Int. Conf.*, 2016.
- [31] N. a Azli and S. N. Wong, "Development of a DSP-based Fuzzy P1 Controller for an Online Optimal PWM Control Scheme for a Multilevel Inverter," *Ieee Peds 2005*, pp. 1457–1461, 2005.
- [32] Y. L. Kameswari, "Mitigation of Harmonics in Multilevel Inverter Controlled by Fuzzy Logic Controller," pp. 1–5.
- [33] K. Yamini, B. Vasudha, A. Sharma, and P. Ponnambalam, "Implementation of Fuzzy Logic Controller for Cascaded Multilevel Inverter with Reduced Number of Components," vol. 8, no. January, pp. 278–283, 2015.
- [34] B. Shanthi, "FPGA based Fuzzy Logic Control for Single Phase Multilevel Inverter," vol. 9, no. 3, pp. 10–18, 2010.
- [35] H. Taheri, "Modeling and Nonlinear Control of Multilevel Inverter for Photovoltaic Application," *2016 IEEE Can. Conf. Electr. Comput. Eng.*, 2016.
- [36] T. V. Narmadha and T. Thyagarajan, "Fuzzy Logic Based Position-Sensorless Speed Control of Multi Level Inverter Fed PMBLDC Drive," *J. Adv. Inf. Technol.*, vol. 1, no. 1, pp. 52–58, Feb. 2010.
- [37] C. R. Baier, M. Torres, J. A. Muñoz, J. M. Mauricio, J. Rohten, and M. Rivera, "Nonlinear Control Strategy for Current Source Cascaded H-bridge Inverters - An Approach Considering Single-Phase DQ Components," pp. 3079–3084, 2015.
- [38] F. Z. Peng, W. Qian, and D. Cao, "Recent advances in multilevel converter/inverter topologies and applications," in *2010 International Power Electronics Conference - ECCE Asia -, IPEC 2010*, 2010, pp. 492–501.
- [39] J. Rodríguez, J. S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 724–738, 2002.

- [40] R. A. Ahmed, S. Mekhilef, and H. W. Ping, "New multilevel inverter topology with minimum number of switches," in *IEEE Region 10 Annual International Conference, Proceedings/TENCON*, 2010, pp. 1862–1867.
- [41] M. Malinowski, S. Member, K. Gopakumar, J. Rodriguez, and M. A. Pérez, "A Survey on Cascaded Multilevel Inverters," vol. 57, no. 7, pp. 2197–2206, 2010.
- [42] D. Raveendhra, M. K. Pathak, and A. Panda, "Power conditioning system for solar power applications: Closed loop DC-DC convertor fed FPGA controlled diode clamped multilevel inverter," *2012 IEEE Students' Conf. Electr. Electron. Comput. Sci. Innov. Humanit. SCEECS 2012*, pp. 0–3, 2012.
- [43] F. Bouchafaa, D. Beriber, and M. S. Boucherit, "Modeling and control of a grid connected PV generation system," *18th Mediterr. Conf. Control Autom. MED'10 - Conf. Proc.*, pp. 315–320, 2010.
- [44] A. B. Sankar and R. Seyezhai, "ANALYSIS OF CARRIER BASED MODULATION STRATEGIES FOR AN ACTIVE NEUTRAL POINT CLAMPED MULTILEVEL INVERTER FOR WIND APPLICATIONS."
- [45] S. Y. Gadgune, P. T. Jadhav, L. R. Chaudhary, and M. M. Waware, "Implementation of shunt APF based on Diode Clamped and Cascaded H-bridge multilevel inverter," *Proc. 2015 IEEE Int. Conf. Electr. Comput. Commun. Technol. ICECCT 2015*, 2015.
- [46] A. Alqudah, I. Altawil, and L. Quraan, "Control of Variable Speed Drive based on Diode Clamped Multilevel Inverter," *Control*, vol. 2, no. 1, pp. 0–5, 2013.
- [47] R. V. Thomas, E. Rakesh, J. Jacob, and A. Chitra, "Identification of Optimal SVPWM Technique for Diode Clamped Multilevel Inverter based Induction Motor Drive," 2015.
- [48] W. K. Lee, S. Y. Kim, J. S. Yoon, and D.-H. Baek, "A Comparison of the Carrier-based PWM Techniques for Voltage Balance of Flying Capacitor in the Flying Capacitor Multilevel Inverter," *Twenty-First Annu. IEEE Appl. Power Electron. Conf. Expo. 2006. APEC '06.*, pp. 1653–1658, 2006.

- [49] B. P. McGrath and D. G. Holmes, "Multicarrier PWM strategies for multilevel inverters," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 858–867, 2002.
- [50] S. P. Gawande, S. Khan, and M. R. Ramteke, "Voltage sag mitigation using multilevel inverter based distribution static compensator (DSTATCOM) in low voltage distribution system," *2012 IEEE 5th India Int. Conf. Power Electron.*, pp. 1–6, 2012.
- [51] N. Devarajan and A. Reena, "Reduction of switches and DC sources in Cascaded Multilevel Inverter," *Bull. Electr. Eng. Informatics*, vol. 4, no. 3, pp. 186–195, 2015.
- [52] A. Nordvall, "Multilevel Inverter Topology Survey Master of Science Thesis in Electric Power Engineering Division of Electric Power Engineering Multilevel Inverter Topology Survey," p. 78, 2011.
- [53] M. ArulKumar, A; Prabha, N.Rathina; Kalarathi, "PI Controller Based Shunt Active Power Filter with Cascaded Multilevel Inverter," *Int. J. Innov. Res. Sci. Eng. Technol.*
- [54] a. Dell'Aquila, V. G. Monopoli, and M. Liserre, "Control of H-bridge based multilevel converters," *Ind. Electron. 2002. ISIE 2002. Proc. 2002 IEEE Int. Symp.*, vol. 3, pp. 766–771, 2002.
- [55] K. S. Rao and R. Mishra, "Comparative study of P, PI and PID controller for speed control of VSI-fed induction motor," *Int. J. Eng. Dev. Res.*, vol. 2, no. 2, pp. 2321–9939, 2014.
- [56] K. Sundararajan, A. Nachiappan, and G. Veerapathiran, "Comparison of Current Controllers for a Five-level Cascaded H-Bridge Multilevel Inverter," *Ijcer*, vol. 2, no. 6, pp. 5–7, 2012.
- [57] B. Jayawardhana, R. Ortega, E. García-Canseco, and F. Castaños, "Passivity of nonlinear incremental systems: Application to PI stabilization of nonlinear RLC circuits," *Syst. Control Lett.*, vol. 56, no. 9–10, pp. 618–622, Sep. 2007.
- [58] M. Milošević, "Hysteresis current control in three-phase voltage source inverter," pp. 1–15, 2003.
- [59] R. Gupta, A. Ghosh, and A. Joshi, "Multiband hysteresis modulation and

- switching characterization for sliding-mode-controlled cascaded multilevel inverter,” *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2344–2353, 2010.
- [60] M. K. Menshawi, M. N. Abdul Kadir, and S. Mekhilef, “Voltage vector approximation control of multistage - Multilevel inverter using simplified logic implementation,” *IEEE Trans. Ind. Informatics*, vol. 9, pp. 2052–2062, 2013.
- [61] H. Mao, X. Yang, Z. Chen, and Z. Wang, “Improved hysteresis current control of multilevel inverters with constant switching frequency,” in *IECON Proceedings (Industrial Electronics Conference)*, 2010, pp. 511–515.
- [62] R. Ortega and M. W. Spong, “Adaptive motion control of rigid robots: a tutorial,” *Proc. 27th IEEE Conf. Decis. Control*, no. 85, 1988.
- [63] C. Batlle, “Passive control theory I,” *IEEE Control Syst. Mag.*, 2005.
- [64] H. Ma, F. Xu, L. Du, and X. Chen, “Discrete-time passivity-based sliding-mode control of single-phase current-source inverter,” *2009 35th Annu. Conf. IEEE Ind. Electron.*, no. 1, pp. 403–407, Nov. 2009.
- [65] R. O. A. L. P. er J. N. H. Sira-Ramirez;, “Passivity-based Control of Euler-Lagrange Systems :”
- [66] H. Sira-Ramirez and R. Ortega, “Passivity-based controllers for the stabilization of DC-to-DC power converters,” *Proc. 1995 34th IEEE Conf. Decis. Control*, vol. 4, no. December, pp. 3471–3476, 1995.
- [67] a Y. Achour, B. Mendil, S. Bacha, and I. Munteanu, “Passivity-based current controller design for a permanent-magnet synchronous motor.,” *ISA Trans.*, vol. 48, no. 3, pp. 336–46, Jul. 2009.
- [68] A. Loría and H. Nijmeijer, “Passivity Based Controller,” *Control Syst. Robot. Autom.*, vol. XIII.
- [69] R. Ortega, A. Loria, R. Kelly, and L. Praly, “On passivity-based output feedback global stabilization of euler-lagrange systems,” *Int. J. Robust Nonlinear Control*, vol. 5, no. 4, pp. 313–323, 1995.
- [70] H. A. Abdel Fattah and K. A. Loparo, “Passivity-based torque and flux

- tracking for induction motors with magnetic saturation,” *Automatica*, vol. 39, no. 12, pp. 2123–2130, Dec. 2003.
- [71] L. Shiau, J. Lin, and Y. Yeh, “Passivity based control for induction motor drives with voltage-fed,” vol. 59, pp. 1–11, 2001.
- [72] J. Linares-Flores, J. L. Barahona-Avalos, H. Sira-Ramirez, and M. A. Contreras-Ordaz, “Robust passivity-based control of a buck-boost-converter/DC-Motor system: An active disturbance rejection approach,” *IEEE Trans. Ind. Appl.*, vol. 48, no. 6, pp. 2362–2371, 2012.
- [73] D. Noriega-Pineda and G. Espinosa-Perez, “Passivity- based Control of Multilevel Cascade Inverters: High Performance with Reduced Switching Frequency,” *2007 IEEE Int. Symp. Ind. Electron.*, pp. 3403–3408, 2007.
- [74] D. Noriega-Pineda, “On the Passivity-based Control for Multilevel Inverters,” ... *Congr. 10th IEEE*, 2006.
- [75] D. Noriega-Pineda, G. Espinosa-Pérez, V. Cárdenas, and J. Alvarez-Ramírez, “Passivity-based control of multilevel cascade inverters: High-performance with reduced switching frequency,” *Int. J. Robust Nonlinear Control*, p. n/a-n/a, 2009.
- [76] H. Miranda, V. Cárdenas, G. Espinosa-Pérez, and D. Noriega-Pineda, “Multilevel cascade inverter with voltage and current output regulated using a passivity-based controller,” in *Conference Record - IAS Annual Meeting (IEEE Industry Applications Society)*, 2006, vol. 2, pp. 974–981.
- [77] H. Miranda, V. Cardenas, G. Sandoval, and G. Espinosa-Perez, “Hybrid Control Scheme for a Single-Phase Shunt Active Power Filter Based on Multilevel Cascaded Inverter,” in *Power Electronics Specialists Conference, 2007. PESC 2007. IEEE*, 2007, pp. 1176–1181.
- [78] R. Ortega, A. Van Der Schaft, I. Mareels, and B. Maschke, “Putting energy back in control,” *Control Syst. IEEE*, vol. 21, no. 2, pp. 18–33, 2001.
- [79] R. Ortega and E. García-Canseco, “Interconnection and Damping Assignment Passivity-Based Control: A Survey,” *Eur. J. Control*, vol. 10, no. 5, pp. 432–450, 2004.

- [80] H. Miranda and D. Unam, “Multilevel Cascade Inverter with Voltage and Current Output Regulated Using a Passivity – Based Controller,” vol. 0, no. c, pp. 974–981, 2006.
- [81] R. Ortega, A. Van der Schaft, B. Maschke, and G. Escobar, “Interconnection and damping assignment passivity-based control of port-controlled Hamiltonian systems,” *Automatica*, vol. 38, no. 4, pp. 585–596, 2002.
- [82] G. Escobar, A. J. van der Schaft, and R. Ortega, “A Hamiltonian viewpoint in the modeling of switching power converters,” *Automatica*, vol. 35, no. 3, pp. 445–452, Mar. 1999.
- [83] C. Batlle, A. Dòria-Cerezo, and E. Fossas, “IDA-PBC controller for a bidirectional power flow full-bridge rectifier,” *Proc. 44th IEEE Conf. Decis. Control. Eur. Control Conf. CDC-ECC '05*, vol. 2005, pp. 422–426, 2005.
- [84] Y. Wang, D. Cheng, and X. Hu, “Problems on time-varying port-controlled Hamiltonian systems: Geometric structure and dissipative realization,” *Automatica*, vol. 41, no. 4, pp. 717–723, 2005.
- [85] Y. Wang, C. Li, and D. Cheng, “Generalized Hamiltonian realization of time-invariant nonlinear systems,” *Automatica*, vol. 39, no. 8, pp. 1437–1443, 2003.
- [86] Q. Zhang and G. Liu, “Precise Control of Elastic Joint Robot Using an Interconnection and Damping Assignment Passivity Based Approach,” *IEEE/ASME Trans. Mechatronics*, vol. 4435, no. c, pp. 1–1, 2016.
- [87] V. Muralidharan, M. T. Ravichandran, and A. D. Mahindrakar, “Extending interconnection and damping assignment passivity-based control (IDA-PBC) to underactuated mechanical systems with nonholonomic Pfaffian constraints: The mobile inverted pendulum robot,” *Proc. IEEE Conf. Decis. Control*, pp. 6305–6310, 2009.
- [88] H. L. H. Li, X. W. X. Wang, and T. T. T. Tian, “The performance research of induction motor systems controlled by the IDA-PBC method and its speed sensorless implementation,” *Electr. Mach. Syst. (ICEMS), 2010 Int. Conf.*, pp. 0–3, 2010.

- [89] H. González, M. a. Duarte-Mermoud, I. Pelissier, J. C. Travieso-Torres, and R. Ortega, “A novel induction motor control scheme using IDA-PBC,” *J. Control Theory Appl.*, vol. 6, no. 1, pp. 59–68, Mar. 2008.
- [90] J. Li, Y. Liu, C. Li, and B. Chu, “Passivity-based nonlinear excitation control of power systems with structure matrix reassignment,” *Inf.*, vol. 4, no. 3, pp. 342–350, 2013.
- [91] a. R. Ramirez-Lopez, N. Visairo-Cruz, C. a. Nunez-Gutiérrez, J. J. Lira-Pérez, and H. Sira-Ramírez, “Input-output linearization and Generalized PI control of a single-phase active multilevel rectifier,” *Progr. Abstr. B. - 2010 7th Int. Conf. Electr. Eng. Comput. Sci. Autom. Control. CCE 2010*, vol. 27, no. Cce, pp. 22–27, 2010.
- [92] D. Gerardo and Z. Universitaria, “Interconnection and Damping Passivity-Based Control applied to a Single-Phase Voltage Source Inverter,” no. 2, pp. 229–234, 2010.
- [93] A. Tofighi and M. Kalantar, “Interconnection and damping assignment and Euler-Lagrange passivity-based control of photovoltaic/battery hybrid power source for stand-alone applications,” *J. Zhejiang Univ. Sci. C*, vol. 12, no. 9, pp. 774–786, 2011.
- [94] S. R. Bowes and Y. S. Lai, “Investigation into optimising high switching frequency regular sampled PWM control for drives and static power converters,” *Electr. Power Appl. IEE Proc.*, vol. 143, no. 4, pp. 281–293, 1996.
- [95] I. Sarkar and B. G. Fernandes, “Modified Hybrid Multi-Carrier PWM Technique for Cascaded H-Bridge Multilevel Inverter,” *Ind. Electron. Soc. IECON 2014 - 40th Annu. Conf. IEEE*, pp. 4318–4324, 2014.
- [96] P. M. Bhagwat and V. R. Stefanovic, “Generalized Structure of a Multilevel PWM Inverter,” *IEEE Trans. Ind. Appl.*, vol. IA-19, 1983.
- [97] H. Miranda and V. Cardenas, “Hybrid control scheme for a single-phase shunt active power filter based on multilevel cascaded inverter,” *Power Electron.*, no. 51050, pp. 1176–1181, 2007.

- [98] G. Sandoval, H. Miranda, G. Espinosa–Pérez, and V. Cárdenas, “Passivity-based control of an asymmetric nine-level inverter for harmonic current mitigation,” *IET Power Electron.*, vol. 5, no. 2, p. 237, 2012.
- [99] R. Ortega and E. García-Canseco, “Interconnection and Damping Assignment Passivity-Based Control: A Survey,” *Eur. J. Control*, vol. 10, no. 5, pp. 432–450, Jan. 2004.
- [100] M. Gonzalez, V. Cirdenas, and F. Pazos, “DQ transformation development for single-phase systems to compensate harmonic distortion and reactive power,” *9th IEEE Int. Power Electron. Congr. 2004. CIEP 2004*, vol. 0, pp. 177–182, 2004.
- [101] H. Kim and S. K. Sul, “Analysis on output LC filters for PWM inverters,” *2009 IEEE 6th Int. Power Electron. Motion Control Conf. IPEMC '09*, vol. 3, pp. 384–389, 2009.
- [102] H. Kim and S. K. Sul, “A novel filter design for output LC filters of PWM inverters,” *J. Power Electron.*, vol. 11, no. 1, pp. 74–81, 2011.
- [103] B. Urmila and D. Subbarayudu, “Multilevel Inverters : A Comparative Study of Pulse Width Modulation Techniques,” vol. 1, no. 3, pp. 3–7, 2010.
- [104] N. Mohan, T. M. Undeland, and W. P. Robbins, *Power Electronics Converters, Applications, and Design*, vol. 4. 2007.