


Article

Wavelet Transform Based Fault Identification and Reconfiguration for a Reduced Switch Multilevel Inverter Fed Induction Motor Drive

Arigela Satya Veerendra ^{1,2} , Akeel A. Shah ^{1,*}, Mohd Ruslim Mohamed ^{2,*}, Chavali Punya Sekhar ³ and Puiki Leung ¹

¹ Key Laboratory of Low-grade Energy Utilization Technologies and Systems, MOE, Chongqing University, Chongqing 400030, China; veerendraump@gmail.com (A.S.V.); leungpuiki@hotmail.com (P.L.)

² College of Engineering, Universiti Malaysia Pahang, Gambang, Kuantan 26300, Pahang, Malaysia

³ Department of Electrical & Electronics Engineering, Acharya Nagarjuna University, NH16, Nagarjuna Nagar, Guntur, Andhra Pradesh 522510, India; punya286@gmail.com

* Correspondence: akeel.shah@cqu.edu.cn (A.A.S.); ruslim@ump.edu.my (M.R.M.)

Abstract: The multilevel inverter-based drive system is greatly affected by several faults occurring on switching elements. A faulty switch in the inverter can potentially lead to more losses, extensive downtime and reduced reliability. In this paper, a novel fault identification and reconfiguration process is proposed by using discrete wavelet transform and auxiliary switching cells. Here, the discrete wavelet transform exploits a multiresolution analysis with a feature extraction methodology for fault identification and subsequently for reconfiguration. For increasing the reliability, auxiliary switching cells are integrated to replace faulty cells in a proposed reduced-switch 5-level multilevel inverter topology. The novel reconfiguration scheme compensates open circuit and short circuit faults. The complexity of the proposed system is lower relative to existing methods. This proposed technique effectively identifies and classifies faults using the multiresolution analysis. Furthermore, the measured current and voltage values during fault reconfiguration are close to those under healthy conditions. The performance is verified using the MATLAB/Simulink platform and a hardware model.

Keywords: multilevel inverter; induction motor drive; discrete wavelet transform; multiresolution analysis; feature extraction methodology



Citation: Veerendra, A.S.; Shah, A.A.; Mohamed, M.R.; Sekhar, C.P.; Leung, P. Wavelet Transform Based Fault Identification and Reconfiguration for a Reduced Switch Multilevel Inverter Fed Induction Motor Drive.

Electronics **2021**, *10*, 1023. <https://doi.org/10.3390/electronics10091023>

Academic Editor: Antonio J. Marques Cardoso

Received: 4 March 2021

Accepted: 13 April 2021

Published: 25 April 2021

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Copyright: © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

1. Introduction

In the past few decades, inverter-based induction motor drives have reached very high levels of performance, covering many industrial applications. At present, the multilevel inverter fed induction motor drive (MIMD) system is a favored solution for variable speed drives (VSDs) [1,2]. Multilevel inverters have gained importance in the past few decades since they are suitable for high voltage and high-power applications by virtue of their ability to synthesize waveforms with improved harmonic spectrums and lower total harmonic distortions (THD). Compared to the classical square-wave or quasi-square wave inverters, the multilevel inverter has a number of advantages such as near-sinusoidal wave-shapes, low common-mode voltage, low dv/dt voltage stress, low harmonic profile, low electromagnetic interference effects, good operating efficiency, and regulation of the drive speed [3,4]. Various formal multilevel inverter structures are the diode-clamped multilevel inverter [5], the flying-capacitor multilevel inverter [6], and cascaded H-bridge multilevel inverter (CHB-MLI) [7]. Among these, the CHB-MLI plays a significant role in several applications, but it is restricted to low output voltage levels. With advancements in formal multilevel inverter topologies, there have been several prominent efforts to develop novel multilevel inverter structures by utilizing low switching elements.

The reliable and safe functioning of multilevel inverter based industrial-drive systems requires monitoring of the power-electronic switches and components. If more switches are used, the probability of faults increases and fault reconfiguration becomes a prerequisite for overcoming discontinuous functioning of the entire drive system under faulty conditions. Despite new advancements in this area, faults still occur on switching components. They are classified as short-circuit (SC) faults and open-circuit (OC) faults, primarily occurring on switches, diodes and gate-drive circuits, and are the main causes of inverter failure [8,9]. An OC fault can occur for reasons such as the degradation of the inner wire and a gate-signal fault, while an SC fault can occur under certain conditions related to over-voltage and gate-signal faults. SC faults are more difficult to ameliorate due to the high currents; they lead to serious effects on the entire system and nearby elements. When the MIMD system experiences a fault, there is a need to operate continuously in order to sustain a stable functioning of components, including relays and protective circuits [10]. These protective devices may damage the MIMD, affecting the unit and increasing the economic losses. In order for the MIMD system to function continuously, detailed information on the various faults is a prerequisite. Fault diagnosis is essential for the active compensation of OC and/or SC faults using a reconfiguration methodology. Prior information is used to identify the types of faults in order to prevent the failure of the entire drive system.

Some researchers have placed an emphasis on the use of the output voltage and/or currents for fault analysis, in order to develop a process for diagnosing faults. Lezana et al. proposed an analysis of faults on a multilevel inverter that contained a high switching element count. Due to the persistence of faults in multilevel inverters, a number of fault identification and diagnosis techniques have been developed [11]. Priya et al. studied the effect of a SC fault, demonstrating that it has a greater impact compared to OC faults when no protective elements are used. A number of faults have been studied and methods proposed for diagnosing and preventing or mitigating faults in order to improve the reliability of drive systems [12]. Conventional fault identification methods are the modified-slope algorithm, which measures the slope in the complex part of the $\alpha\beta$ -plane [13], reference current sequences [14], and frequency domain methods based on signal-processing techniques, e.g., the fast-Fourier transform (FFT) [15] and the discrete Fourier transform (DFT) [16].

Based on the outputs of a multilevel inverter at various frequency bands, the effect of faults, fault types and fault occurrences, can be extracted by using a discrete wavelet transform (DWT) [17]. Wavelet techniques have been developed for interrogating and manipulating signals in different applications areas, including in electric vehicles, signal processing, power electronics and mechanical systems [18–20], with decomposition levels usually between 4 and 10. This paper conducts fault analyses and identification for a proposed 5-level symmetrical reduced-switch multilevel inverter (RSMLI) fed induction motor drive based on a DWT multi resolution analysis (DWT-MRA), which leverages a feature extraction methodology (FEXM). Based on the outcomes of the proposed fault identification scheme, a fault reconfiguration scheme is also developed by using auxiliary switching cells.

The measured THD values are useful for the identification of the occurrence and type of fault in traditional FFT, neutral-point-control (NPC) multilevel inverter and the proposed DWT-MRA method, but the existence of a fault in a MIMD is identified based on a THD analysis of the line current. Initially, the THD value of the healthy condition is investigated under various reconfiguration methods; thereafter, various fault conditions are investigated in detail. The characteristics obtained from healthy conditions of the reconfiguration methods are considered as reference values for the fault compensation and are compared with the performance of the proposed RSMLI fed induction motor drive under various fault cases. Over the formal reconfiguration schemes, the proposed RSMLI scheme produces favorable THD values, which imply improved power-quality features. The proposed fault mitigation scheme is validated by using MATLAB/Simulink, along with hardware results.

2. Materials and Methods

2.1. Proposed 5-Level Symmetrical RSMLI Structure under Healthy Conditions

The novel proposed 5-level symmetrical RSMLI structure requires a total of 6 IGBT switches and 2 DC sources (with $V_{dc1} = V_{dc2}$), powered by a front-end rectifier, followed by a DC-link capacitor. The DC-link capacitor constitutes the interface between the rectifier and RSMLI topology. In a healthy situation, 5 staircase voltage levels are attained based on a series-operation of several cells ($V_{dc} = V_{dc1} + V_{dc2}$), requiring only one additional switch S_{da} . The switch S_{da} is activated in healthy conditions for furnishing the return path to the drive. The DC voltage input undergoes a transformation to an AC stair-case voltage through activating the switches in an appropriate manner; the 5-level voltages are V_{dc} , $2 V_{dc}$, $0 V_{dc}$, $-V_{dc}$ and $-2 V_{dc}$. The 3-phase 5-level symmetric RSMLI fed induction motor drive under healthy conditions is depicted shown in Figure 1 and the switching sequences are illustrated in Table 1.




Figure 1. Schematic of the proposed three-phase 5-level symmetric RSMLI fed induction motor drive under healthy conditions.

Table 1. Sequences of switching for the 5-level symmetric RSMLI structure under healthy conditions.

Outcome Voltages	S_{a1}	S_{a2}	S_{a3}	S_{a4}	S_{a5}	S_{a6}	S_{a7}	S_{a8}
V_{dc}	C	NC	NC	NC	C	C	-	-
$2 V_{dc}$	C	NC	C	NC	C	NC	-	-
$-V_{dc}$	NC	C	C	C	NC	NC	-	-
$-2 V_{dc}$	NC	C	NC	C	NC	C	-	-
$0 V_{dc}$	C	C	C	NC	NC	NC	-	-

Pulse-width modulation (PWM) is frequently used for generating feasible switching patterns and is used in the proposed RSMLI structure in the form of a multicarrier pulse-width modulation scheme [21–23]. PWM regulates the pulse widths, resulting in an output voltage to control the dv/dt stress, harmonic shifting, and minimize losses. It needs a reference signal that is sinusoidal and a number of triangular carrier signals in order to generate switching patterns. The main parameter is the modulation index (m_{in}), which is

differentiated on the basis of a sinusoidal reference amplitude (A_r) and the amplitudes of triangular carrier signals (A_c), taking values in (0, 1).

$$m_{in} = \frac{A_r}{A_c} (m_{in} \leq 1) \tag{1}$$

The output voltage (V_o) waveform magnitude depends on the voltage of the input DC link (V_{dc}) together with the modulation index (m_{in}).

$$V_o = m_{in} V_{dc} \tag{2}$$

The multicarrier sinusoidal PWM method consists of a reference signal in each phase U_{aref}^* , U_{bref}^* , U_{cref}^* , which are contrasted with dual carrier signals (V_{car1} , V_{car2}). The carriers possess equal (high) frequency of switching with small deviations in the magnitudes of the peaks and the vertical displacements. The reference and carrier signals are compared in order to generate the switching states A and B. The latter are controlled using a further pulse generation sequence C. Equation (3) defines the optimal pulse generation to the switches and Figure 2 depicts the switching pattern for the RSMLI.

$$\begin{aligned} Sa1 &= \overline{A}C + \overline{C} \\ Sa2 &= C \\ Sa3 &= \overline{B}C + \overline{A}\overline{C} + B\overline{C} \\ Sb1 &= AC \\ Sb2 &= \overline{C}A \\ Sb3 &= B \end{aligned} \tag{3}$$




Figure 2. Simplified switching pattern. * C—conduction, NC—nonconduction.

2.2. Proposed 5-Level Symmetrical RSMLI Structure under Faulty Conditions

The open-circuit (OC) and short-circuit (SC) faults are those most frequently encountered in multilevel inverter structures, occurring in switches and/or gate-drive circuits. These fault events lead to malfunctioning of the drive system due to extreme thermal and electrical stress experienced by nearby elements. The most systematic faults in the proposed RSMLI are gate-open circuit (GOC) faults and gate-short circuit (GSC) faults, depicted in Figure 3. In these configurations the switches S_{a7} and S_{a8} are in an idle state for a healthy state and are operational in a faulty state. Figure 3a represents a GOC-fault occurring in the phase A related to switch S_{a5} of the RSMLI.




Figure 3. (a) Gate-open and (b) gate-short circuit fault states.

During a fault, it is not possible to transfer energy to the induction motor (IM) drive for continuous operation since the path of current flow becomes unbalanced, which impacts the drive speed and torque, therefore degrading its performance. Figure 3b depicts a phase-A GSC fault for the switch S_{a5} of the RSMI by generating a short circuit related to the switch gate-pulse signal. During this fault, there is a possibility of a high unbalanced current to the IM drive, which affects the magnitude of current in the positive region, again degrading the performance of the IM drive. The fault analysis is the same for other types of faults, such as faults on switches and diodes.

2.3. Fault Identification Using a Discrete Wavelet Transform (DWT) Analysis

The wavelet transform (WT) method was developed as a replacement for the short-time Fourier transform (STFT), which uses fixed-width windowing functions. In the WT method, the width of the window is changed as the transform is computed for each spectral component [24,25]. This multiresolution analysis (MRA) allows for the identification of abrupt variations in electrical parameters such as voltage, current and frequency [17]. Wavelets are localized in both the time and frequency domains, while Fourier transforms are only localized in the frequency domain. The STFT overcomes this limitation partly, but the fixed-width windows lead to a tradeoff between time and frequency resolution. WTs offer greater time and frequency localization and are better for distinguishing important signatures from signals that have high-frequency disturbances that are short-lived, and superimposed on low-frequency signals.

A continuous wavelet transform (CWT) of the signal $x(t)$ is defined in terms of a mother wavelet $\psi(t)$. The mother wavelet is able to be translated and dilated discretely, which generates an orthonormal basis $\psi_{i,j}(t)$, where i,j are integers for expressing a signal $x(t)$. The coefficients of the signal in this basis define the DWT. MRA, also called the fast wavelet transform (FWT), is a computationally efficient method to perform DWT [26]. This DWT-MRA analysis decomposes the original signal into low- and high-frequency components termed approximations and details, respectively, with divergent scales/levels of resolution. At every level, the approximations are acquired by a convolution signal with a low-pass filter and the details are obtained by the convolution of the signal with a high-pass filter, followed by a dyadic decimation process in both cases.

The procedure begins with evaluating the discrete form of the signal $x[n]$, which has a length N passed through digital low-pass and high-pass filters, $g[n]$ and $h[n]$. The outcomes from a low-pass filter are the N approximation coefficients $a^1[n]$, while the high-pass filter produces the detail coefficients $d^1[n]$; this is the first level of the MRA [27–29]. These

coefficients are employed as the inputs for a second set of wavelet filters, with sampling by dual functionality. The filters in this level of resolution produce approximation/detail coefficients each of length $N/2$. This decomposition process is repeatedly applied up to the highest-level L (Figure 4), which enhances the resolution in terms of frequency of the discrete signal. A level 9 wavelet decomposition was utilized in this paper, with the l -th level defined by

$$a^l[n] = \sum_{k=0}^{N/2^{l-1}-1} g[k]a^{l-1}[2n - k], \quad d^l[n] = \sum_{k=0}^{N/2^{l-1}-1} h[k]a^{l-1}[2n - k] \quad (4)$$




Figure 4. Decomposition process for the discrete signal in DWT.

A level of 9 ensures that there is sufficient information to form reliable statistics of the coefficients in the presence of noise, while not leading to excessive computational costs. The Haar mother wavelet was selected based on the correlation coefficient value. It is worth mentioning that the computational costs of FWT-MRA is $O(N)$ compared to $O(N \log_2(N))$ for the FFT.

In general, the fault in the MIMD system is identified by the gradient of the line current. This is not suitable, however, for dynamic conditions. For these cases, a wavelet-based feature extraction methodology (FEXM) [28] can be used effectively for detecting faults using a decomposition feature rate (D_{fr}). The D_{fr} value is determined from a FEXM on the line currents for both healthy and faulty states by first performing a DWT analysis to obtain high-frequency information on the currents in the form of the detail coefficients $d^l[n]$. Several signatures are then calculated, such as the mean $\bar{d}^l = \frac{1}{N/2^{l-1}-1} \sum_n d^l[n]$, median, standard deviation $\sigma(d_i) = \frac{1}{N/2^{l-1}-2} \sum_n (d^l[n] - \bar{d}^l)^2$ and median absolute deviation (Mad), which is the median of $|\bar{d}^l - d^l[n]|$, of these coefficients, where d_i , $i = 1, \dots, L$, denotes the decomposition level. From the standard deviations at different levels of decomposition, the D_{fr} is obtained as follows.

$$D_{fr} = \frac{\sigma(d_2) + \sigma(d_3) + \dots + \sigma(d_{L-1})}{(L - 2)\bar{\sigma}_h} \quad (5)$$

In which $\bar{\sigma}_h = (L - 2)^{-1} \sum_{i=2}^{L-1} \sigma(d_i)$ under healthy conditions. The standard deviations of the wavelets coefficients have been used extensively for fault detection in various electrical and mechanical systems [30–32]. It can often be the case that the standard deviations for the lowest and highest-level features do not vary significantly from the healthy values [31]. Thus, the summation in (5) discards these values.

Faults can be identified by observing the value of D_{fr} under both healthy and faulty conditions. If D_{fr} is less than a certain threshold value (the value at the healthy condition within a tolerance determined from a prior analysis), then a fault is identified. Nevertheless, D_{fr} is unable to classify the type of fault, so further analysis is required. The average Mad values of the d_2 to d_8 detail coefficients under healthy and different faulty conditions at the different decomposition levels is used to classify the type of fault. These average M_{ad} values in each phase are compared with a threshold value obtained from a prior analysis

under faulty and healthy conditions to clearly classify the fault type. If M_{ad} is lower than a threshold, any fault is labelled an OC fault, and it is otherwise classified as a SC fault.

2.4. Fault-Reconfiguration Technique Using Auxiliary Switching Cells

The novel reconfiguration technique of the proposed 5-level symmetrical RSMLI structure in this article is based on a fault reconfiguration technique using back-to-back switches in [30–33]. It requires only eight IGBT switches in the overall configuration; three equal DC sources ($V_{dc1} = V_{dc2} = V_{dc3}$), powered by a front-end rectifier followed by a DC-link capacitor. The additional auxiliary switching cells S_{a7} and S_{a8} are incorporated under faulty conditions and are otherwise turned off. For example, if S_{a5} in the module fails due to any type of fault then antiparallel thyristors across the switches are activated to continue operation with auxiliary switches. Therefore, when a fault occurs in any switch of the upper and/or lower module, the proposed fault identification scheme activates the auxiliary switch cell through a control unit. During a fault occurrence, the additional fault-tolerance switch S_{da} is turned off and the corresponding five staircase voltage levels are attained. The switch S_{da} is nonconducting under faulty conditions due to the energy provided by the auxiliary cells. Figure 5 shows a schematic of the proposed reconfiguration technique under faulty conditions. It is noted that the input DC voltage undergoes a transformation to an AC staircase voltage with proper switching sequences, as shown in Table 2. The corresponding 5-level voltages are V_{dc} , $2 V_{dc}$, $0 V_{dc}$, $-V_{dc}$, and $-2 V_{dc}$.




Figure 5. Schematic of the proposed fault-reconfiguration technique in a three-phase 5-level symmetric RSMLI fed induction motor drive system under faulty conditions.

Table 2. Novel reconfiguration switching sequences of proposed 5-level symmetric RSMLI structure in faulty conditions.

Outcome Voltages	S_{a1}	S_{a2}	S_{a3}	S_{a4}	S_{a5}	S_{a6}	S_{a7}	S_{a8}
V_{dc}	NC	C	C	C	-	NC	C	NC
$2 V_{dc}$	NC	C	NC	C	-	C	NC	C
$-V_{dc}$	C	C	C	NC	-	NC	NC	C
$-2 V_{dc}$	NC	NC	C	C	-	NC	NC	C
$0 V_{dc}$	C	C	C	NC	-	NC	C	NC

C—conduction, NC—nonconduction.

The response of the multilevel inverter can be analyzed using DWT-FEXM signatures under healthy and faulty conditions based on the D_{fr} and the M_{ad} value. The average M_{ad} for each phase is compared with threshold values to classify the fault type. After identification of the fault type, the faulty switch is turned off by using the thyristors, activating the auxiliary switching cell in the respective phase. Furthermore, if the D_{fr} value is less than the threshold value after activation of the auxiliary switch, the process is continued until no fault is detected in the relevant phase of the RSMLI system, the flow-chart of the proposed fault reconfiguration technique is illustrated in Figure 6.




Figure 6. Flow chart of the fault reconfiguration technique.

3. Results

3.1. Simulation Results


The RSMLI system is typically operated by an AC source in single phase with an AC-DC front end and a DC-DC converter for constant DC-link voltages to drive the multilevel inverter. In this context, a commanding signal is used to construct the GOC and GSC faults in a RSMLI system; it is set as “0” for OC faults and “1” for SC faults. The DWT-MRA analysis was performed with the MATLAB/Simulink tool. The analysis identifies the faulty switch and faulty phase by measuring the median, mean, standard deviation, and other features of the DWT coefficients using a FEXM. The operating specifications of the proposed RSMLI system are presented in Table 3.

Table 3. System specifications.

Parameters	Values
AC Source	$V_{sa} = 230 \text{ V}$, $F = 50 \text{ Hz}$
Inductors	$L_{b1} = L_{b2} = L_{b3} = 1.2 \text{ mH}$
DC-Link Capacitor	$C_{dc} = 690 \text{ } \mu\text{F}$, $V_{dc1} = V_{dc2} = V_{dc3} = 200 \text{ V}$
Switching Frequency	$F_s = 3050 \text{ Hz}$
Induction Motor	$V_o = 400 \text{ V}$, $P_m = 10 \text{ HP}$, $T_m = 10 \text{ N-m}$

3.1.1. Case A: Evaluation for a Healthy State

Figure 7 shows the line currents, the stator current, the rotor speed, and the electromagnetic torque under healthy conditions. The line currents (I_{Labc}) are constant at 43.1 A and with a phase displacement of 120° . The stator current (I_{sa}) is maintained sinusoidal with a value of 58 A at the start and 43.1 A under steady-state. The induction motor speed (N_r) reaches a steady-state plateau at 1360 rpm within 0.1 s. The electromagnetic torque (T_e) of the induction motor rises to around 45 N-m before settling on the rated mechanical torque at steady-state.

**Figure 7.** Simulation results under healthy conditions.

3.1.2. Case B: Performance during GOC Fault and Fault Reconfiguration States

The motor drive performance during reconfiguration was evaluated during a GOC fault and is shown in Figure 8. The GOC fault occurs at $t = 0.5 \text{ s}$ by opening the gate-pulse of switch S_{a5} . To compensate the GOC fault, the reconfiguration technique is initiated at $t = 0.6 \text{ s}$ by activating the switches of the auxiliary switching cell. By virtue of the open-fault, switch S_{a5} is considered a gate-pulse failure affecting certain characteristics of the multilevel inverter and induction motor drive. Under prefault conditions before $t = 0.5 \text{ s}$, I_{Labc} remains constant at 43.1 A with a phase displacement of 120° , N_r is maintained constant at 1360 rpm and T_e is around 10 N-m.




Figure 8. Simulation results during a GOC fault and the fault reconfiguration technique.

In the period $0.5 \text{ s} < t < 0.6 \text{ s}$ when the fault occurs, the line current of the faulty phase decreases and is unbalanced at 12 A in the negative half-cycle. The rotor speed (N_r) fluctuates and reduces to 1050 rpm, while the electromagnetic torque fluctuates and decreases to 3.5 N-m. During fault reconfiguration, initiated at $t = 0.6 \text{ s}$, the line current of the faulty phase recovers to a value of almost 41 A and a phase displacement of 120° . The rotor speed (N_r) adopts a constant value of 1360 rpm and the electromagnetic torque (T_e) of the induction motor returns to almost 10 N-m.

3.1.3. Case C: Performance during GSC Fault and Fault Reconfiguration States

Under GSC fault conditions, the performance is shown in Figure 9. The fault begins at 0.5 s by the misfiring of the gate-pulse by the addition of the step response to the switching pattern of S_{a5} . The fault reconfiguration technique is initiated at $t = 0.6 \text{ s}$. The pre-fault conditions before $t = 0.5 \text{ s}$ are as in cases A and B.




Figure 9. Simulation results during GSC fault and fault reconfiguration.

During the fault $0.5 \text{ s} < t < 0.6 \text{ s}$, the line current of the faulty phase decreases and becomes unbalanced at 27.5 A in the positive half-cycle, while in the other phases there is a small decrease. N_r fluctuates and reduces to 1230 rpm, while T_e fluctuates and decreases to 6 N-m, returning to the rated torque within 0.15 s. The maximum fault detection time is 50% of the switching period, while detection is accurate, fast and straightforward. After fault reconfiguration the line current of the faulty phase is maintained as balanced with a value of 41 A and a 120° phase displacement. N_r is maintained at 1360 rpm and T_e is nearly 10 N-m.

Following DWT–MRA on the line currents, the FEXM signatures of the detail coefficients under healthy, GOC/GSC fault, and fault reconfiguration conditions are provided in Table 4, with respect to the level of decomposition. Included are the mean, median, standard deviation and M_{ad} . The DAQ-9227 current acquisition card measures the values for a specified number of levels directly from a hardware–interaction system. The data are exported to an Excel sheet and then imported to a mat-file program, which generates the respective wave-shape signatures.

Table 4. Signatures measured under different conditions with respect to the level of decomposition.

	Level of Decomposition								
	d_1	d_2	d_3	d_4	d_5	d_6	d_7	d_8	d_9
Under healthy conditions									
Mean	−0.46	−0.52	−0.29	−0.93	−0.53	−0.82	−0.38	−0.29	−0.33
Median	−3.59	−3.36	−2.72	−3.82	−3.12	−3.59	−3.12	−3.13	−2.72
Standard Deviation	30.06	30.11	30.18	29.96	30.12	29.97	30.15	30.14	30.15
Median Absolute Deviation	29.97	30.15	30.73	29.74	30.37	29.97	30.45	30.45	30.73
Under GOC faulty conditions									
Mean	11.84	11.43	11.64	11.74	11.56	11.35	12.06	11.74	11.35
Median	0.49	0.04	0.05	0.05	0.04	0.04	0.75	0.05	0.04
Standard Deviation	19.38	19.42	19.36	19.26	19.33	19.32	19.43	19.26	19.32
Median Absolute Deviation	11.63	11.12	11.17	10.98	11.12	10.94	11.82	10.98	10.94
Under GSC faulty conditions									
Mean	−9.17	−8.83	−9.01	−10.09	−9.62	−10.19	−8.91	−9.48	−9.19
Median	−13.4	−12.95	−12.95	−13.69	−13.57	−13.81	−13.11	−13.52	−13.28
Standard Deviation	24.44	24.61	24.61	24.61	24.51	24.58	24.42	24.51	24.65
Median Absolute Deviation	21.71	22.08	22.07	21.62	21.61	21.45	21.78	21.64	21.92
Under GOC fault reconfiguration conditions									
Mean	4.85	4.61	4.64	4.54	4.88	4.56	4.71	4.57	4.65
Median	10.23	10.12	10.07	9.92	10.25	9.93	10.1	9.83	10.01
Standard Deviation	28.19	28.15	28.22	28.26	28.15	28.21	28.16	28.11	28.13
Median Absolute Deviation	24.87	25.02	24.99	25.16	24.81	25.12	24.95	25.21	25.02
Under GSC fault reconfiguration conditions									
Mean	−5.12	−5.22	−5.21	−5.31	−5.13	−5.25	−5.41	−5.22	−5.41
Median	−10.1	−10.4	−10.5	−10.6	−10.1	−10.5	−10.7	−10.4	−10.7
Standard Deviation	27.77	27.79	27.84	27.81	27.82	27.85	27.79	27.87	27.79
Median Absolute Deviation	24.93	24.80	24.75	24.64	24.97	24.75	24.64	24.80	24.64

Under healthy conditions, the maximum mean takes on a small negative value of -0.93 at level d_4 . The maximum median is also slightly negative, -3.82 at level d_4 . The highest value standard deviation occurs at d_3 (30.18). The maximum M_{ad} is 30.73, occurring at both d_3 and d_9 . Table 4 shows the signatures related to the GOC fault. The maximums in the mean, median, and standard deviation are obtained at level d_7 , taking values 12.06,

0.75 and 19.43, respectively. The maximum value of M_{ad} is 11.82, at level d_7 . For a GSC fault, the maximum mean and median are negative with values of -10.19 and -13.81 at level d_6 . The maximum standard deviation is 24.65 at level d_9 , while the maximum value of M_{ad} is 22.08, at level d_2 .

Under GOC fault reconfiguration conditions the highest mean and median are 4.88 and 10.25 (level d_5). The maximum in the standard deviation is 28.26, for level d_4 , while the highest M_{ad} is 25.21 attained at level d_8 . The maximums in the mean, median and standard deviation under GSC fault reconfiguration conditions are -5.41 , -10.7 , attained at levels d_7 and d_9 , while the maximum standard deviation is 27.87, at level d_8 . The highest value of M_{ad} is 24.97, attained at level d_5 . It can be seen that the statistical signatures in Table 4 have variations between states (healthy, faulty, reconfiguration conditions) that can be reliably used for fault analysis, and that the values of the signatures are close to constant from decomposition level to decomposition level. Table 5 shows that the presence of a fault and the type of the fault in the system are reliably identified by D_{fr} and the average M_{ad} .

Table 5. Measured D_{fr} values under healthy, faulty and reconfiguration conditions.

	Healthy	Under Fault Condition		Under Fault Reconfiguration	
		GOC	GSC	GOC	GSC
D_{fr}	1	0.6427	0.8159	0.9364	0.9250
Average M_{ad} ($d_2 : d_8$)	30.27	11.16	21.75	25.03	27.76

In Table 5, Equation (5) is used to calculate the D_{fr} values for the different states (healthy, faulty, reconfigured) from the d_2 to d_8 standard deviations in Table 4. The D_{fr} threshold value is taken as 0.9 for identifying the fault. Similarly, the average M_{ad} values for the different states are calculated from the d_2 to d_8 M_{ad} values in Table 4. The M_{ad} threshold value for classifying the fault is taken to be 16.46 (midway between the values for the two fault types).

Table 6 compares the drawbacks of the proposed method as well as existing methods. The faulty phase leg isolation method [34] will operate only with two phases under faulty conditions, which results in unbalanced per phase conditions and a reduced peak value. The method of isolating a faulty device using fuses [35] has the drawback of requiring additional components in addition to a complex control strategy and the extra stress placed on the remaining healthy devices. In the method of isolating a faulty cell [36], healthy devices undergoing reconfiguration conditions will experience a higher voltage stress. Moreover, this method cannot be applied to different MLIs. The Active Neutral-Point-Clamped (ANPC) fault-tolerant inverter [37] has many drawbacks, but the main drawback is that it can only be applied to a three-level condition.

Table 6. Comparison of the proposed method with existing methods.

	Faulty Phase Leg Isolation Method	Isolating a Faulty Device Using Fuses	Faulty Cell Isolation Method	ANPC Fault-Tolerant Inverter	Proposed Method
Extra Stress on Devices		✓	✓		
Unbalanced Per-phase Condition	✓			✓	
Reduced Peak Value	✓			✓	
Excessive Complexity of Control		✓		✓	
Excessive Add-on Components		✓	✓		✓
Not Applicable to Different Inverters			✓		
Not Applicable to Different Levels				✓	

Compared to the existing methods, the proposed method requires the most add-on components, namely for the inverter considered, which requires additional thyristors. Although the additional cost will be higher with the proposed method, the lack of other disadvantages suggest it is an attractive option, especially for applications requiring high reliability and near-normal operation.

3.2. Experimental Results

To validate the RSMLI topology and reconfiguration, we conducted experiments by interfacing with MATLAB/Simulink (Figure 10). A total of six Si4850BDY TrenchFET Gen IV power MOSFETs were employed. In this setup, the drain-to-source voltage was set to 80 V and the gate-to-source voltage was set to ± 20 V, having a dissipated power of 4.5 W at 25 °C. A CMOS 8-bit microcomputer possessing 4 K bytes of flash-programmable memory was employed for the design of a dSPACE DS1103 digital controller in real time. The PWM signals were generated using the dSPACE under different strategies. The required offline simulations of the gate signal generation blocks for the proposed symmetrical RSMLI using the sinusoidal PWM technique were performed with the help of SIMULINK. The SIMULINK model was compiled before being executed in real time on the dSPACE system. A “build” function in SIMULINK converts the SIMULINK model into C code, which forms the source for the real-time dSPACE system interface. The switching pulses are obtained from the input and output ports of the dSPACE system; they are sent to pulse amplifiers before application to the gates of the power MOSFETs.




Figure 10. Hardware prototype model.

The output voltages for the healthy, faulty and reconfiguration states are shown in Figures 11–14, respectively. The staircase 5-level output voltages were generated by activating the relevant switches in the RSMLI topology under the control of a frequency-based voltage pulse method. To investigate faulty conditions, an open-switch fault was initiated for switch Sa5 by the opening of its gate pulse. When the fault is initiated in Sa5, Figure 11b shows that the highest voltage level is missed.

After initiating the proposed reconfiguration method, the voltage is reconfigured to the original value as shown in Figure 11c. A short-circuit fault is initiated for Sa5 by the mis-firing of the gate pulse. Switch Sa5 then constitutes a malfunction of the gate-pulse, which decreases the line current (Figure 12b). The healthy and reconfigured current waveforms are depicted in Figures 12a,c, respectively. When the proposed reconfiguration method is initiated, it successfully reconfigures the failed RSMLI in a fraction of a fundamental cycle.




Figure 11. 5-Level output voltage under healthy, GOC faulty and reconfiguration conditions.




Figure 12. 5-Level output current under healthy, GSC faulty and reconfiguration conditions.




Figure 13. Rotor speed of the induction motor for healthy conditions, and faulty and reconfiguration conditions.




Figure 14. Electromagnetic torque of the induction motor under healthy, faulty and reconfiguration conditions.

Under pre-fault conditions, the induction motor rotor speed and torque are maintained at constant values to meet the load requirement, as shown in Figures 13a and 14a. When the GOC and GSC faults are introduced, the values fluctuate, as can be seen in Figures 13b,d and 14b,d, respectively. After the reconfiguration method is implemented, they regain their healthy-condition values, as shown in Figures 13c,e and 14c,e, respectively.

4. Conclusions

The main aim of this paper was to introduce a novel fault reconfiguration technique by utilizing auxiliary switching cells to mitigate open and short circuit faults in a proposed 5-level RSMLI topology which is used in a MIMD system. The DWT–MRA methodology leads to accurate results for the analysis of faults in MIMD systems. It provides a simple but reliable fault analysis based on several signatures by using a FEXM, which identifies and classifies the fault types using prior information. Based on these signatures, a fault reconfiguration technique is initiated by switching the auxiliary switch cells with a reconfiguration switching state. The measured values of the decomposition feature rate D_{fr} and averaged mean absolute deviation M_{ad} are 0.9250 and 27.76 during the fault reconfiguration, which are approximately equal to the healthy condition values of 1 and 30.27, respectively, which underlines the effectiveness of the proposed system. The technique is applicable to any MIMD system with a high number of voltage levels and can mitigate both open and short circuit faults. In our experiments we validated the effectiveness of the approach.

Author Contributions: Conceptualization, A.S.V., M.R.M., A.A.S.; methodology, A.S.V., A.A.S., M.R.M.; software, A.S.V.; validation, A.S.V.; writing—original draft preparation, A.S.V., A.A.S., M.R.M.; writing—review and editing, A.S.V., A.A.S., M.R.M., P.L., C.P.S.; supervision, M.R.M.; project administration, M.R.M.; funding acquisition, A.A.S., M.R.M. All authors have read and agreed to the published version of the manuscript.

Funding: This work was partially supported by the National Key Research development Program of China (Grant No. 2017YFB0701700). This project was supported by University Malaysia Pahang (UMP) and A.S. Veerendra is working under UMP’s Doctoral Research Scheme (DRS).

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Ojha, A.; Chaturvedi, P.; Mittal, A.; Jain, S. Carrier Based Common Mode Voltage Reduction Techniques in Neutral Point Clamped Inverter Based AC-DC-AC Drive System. *J. Power Electron.* **2016**, *16*, 142–152. [[CrossRef](#)]
2. Mahato, B.; Raushan, R.; Jana, K.C. Modulation and control of multilevel inverter for an open-end winding induction motor with constant voltage levels and harmonics. *IET Power Electron.* **2017**, *10*, 71–79. [[CrossRef](#)]
3. Sankala, A.; Korhonen, J.; Ström, J.; Luukko, J.; Silventoinen, P.; Komulainen, R.; Sarén, H.; Södö, N.; Isaksson, D. Modular double-cascade converter for high-power medium-voltage drives. *IET Power Electron.* **2015**, *8*, 1661–1669. [[CrossRef](#)]
4. Chandran, B.P.; Selvakumar, A.I.; Mathew, F.M. Integrating multilevel converters application on renewable energy sources—A survey. *J. Renew. Sustain. Energy* **2018**, *10*, 065502. [[CrossRef](#)]
5. Porru, M.; Serpi, A.; Marongiu, I.; Damiano, A. Suppression of DC-link voltage unbalance in three-level neutral-point clamped converters. *J. Frankl. Inst.* **2018**, *355*, 728–752. [[CrossRef](#)]
6. Abdullah, R.; Rahim, N.A.; Raihan, S.R.S.; Ahmad, A.Z. Five-Level Diode-Clamped Inverter with Three-Level Boost Converter. *IEEE Trans. Ind. Electron.* **2014**, *61*, 5155–5163. [[CrossRef](#)]
7. Raj, M.M.P.; Sundaram, S.S.M. Cascaded H-Bridge Five-Level Inverter for Grid-Connected Photovoltaic System Using Proportional-Integral Controller. *Meas. Control.* **2016**, *49*, 33–41. [[CrossRef](#)]
8. Matos, D.M.B.; Estima, J.O.; Cardoso, A.J.M. Fault Analysis of Three-Level NPC Inverters in Synchronous Reluctance Motor Drives. In *Privacy and Identity Management. Facing up to Next Steps*; Springer: Berlin, Germany, 2016; Volume 470, pp. 206–216.
9. Veerendra, A.S.; Mohamed, M.R.; Sulaiman, M.H.; Sudhakar, K.; Peddakapu, K. Modelling and simulation of dual sourced front-end converter for hybrid electric vehicles. *Int. J. Ambient. Energy* **2020**, 1–8. [[CrossRef](#)]
10. D'Aversa, A.; Hughes, B.; Patel, S. Challenges and Solutions of Protecting Variable Speed Drive Motors. In Proceedings of the 66th Annual Conference on Protective Relay Engineers, College Station, TX, USA, 8–11 April 2013; pp. 250–256.
11. Lezana, P.; Pou, J.; Meynard, T.A.; Rodriguez, J.; Ceballos, S.; Richardeau, F. Survey on Fault Operation on Multilevel Inverters. *IEEE Trans. Ind. Electron.* **2010**, *57*, 2207–2218. [[CrossRef](#)]
12. Priya, Y.K.; Kumar, M.V. Analysis of various switch faults of the Three level Neutral point clamped inverter feeding induction motor drive. In Proceedings of the 2016 2nd International Conference on Advances in Electrical, Electronics, Information, Communication and Bio-Informatics (AEEICB), Chennai, India, 27–28 February 2016; pp. 580–586.
13. Trabelsi, M.; Boussak, M.; Gossa, M. Multiple IGBTs open circuit faults diagnosis in voltage source inverter fed induction motor using modified slope method. In Proceedings of the The XIX International Conference on Electrical Machines—ICEM 2010, Rome, Italy, 6–8 September 2010; pp. 1–6.
14. Estima, J.O.; Cardoso, A.J.M. A New Algorithm for Real-Time Multiple Open-Circuit Fault Diagnosis in Voltage-Fed PWM Motor Drives by the Reference Current Errors. *IEEE Trans. Ind. Electron.* **2013**, *60*, 3496–3505. [[CrossRef](#)]
15. Romero-Troncoso, R.D.J. Multirate Signal Processing to Improve FFT-Based Analysis for Detecting Faults in Induction Motors. *IEEE Trans. Ind. Inf.* **2016**, *13*, 1291–1300. [[CrossRef](#)]
16. Moussa, M.A.; Boucherma, M.; Khezzar, A. A Detection Method for Induction Motor Bar Fault Using Sidelobes Leakage Phenomenon of the Sliding Discrete Fourier Transform. *IEEE Trans. Power Electron.* **2016**, *32*, 5560–5572. [[CrossRef](#)]
17. Corral-Hernández, J.A.; Antonino-Daviu, J.A. Influence of the Start-up System in the Diagnosis of Faults in the Rotor of Induction Motors using the Discrete Wavelet Transform. *Procedia Comput. Sci.* **2016**, *83*, 807–815. [[CrossRef](#)]
18. Moosavi, S.; Kazemi, A.; Akbari, H. A comparison of various open-circuit fault detection methods in the IGBT-based DC/AC inverter used in electric vehicle. *Eng. Fail. Anal.* **2019**, *96*, 223–235. [[CrossRef](#)]
19. Wu, F.; Hao, Y.; Zhao, J.; Liu, Y. Current similarity based open-circuit fault diagnosis for induction motor drives with discrete wavelet transform. *Microelectron. Reliab.* **2017**, *75*, 309–316. [[CrossRef](#)]
20. Cheon, J.-M.; Kim, C.-K.; Lee, J.-M.; Kim, S.-J.; Kwon, S. A New Fault Detector for Three-Phase Half-Wave Converter Using Wavelet Transform. *IFAC Proc. Vol.* **2003**, *36*, 945–950. [[CrossRef](#)]
21. Balamurugan, C.R.; Natarajan, S.; Bensraj, R.; Shanthi, B. A Review on Modulation Strategies of Multi Level Inverter. *Indones. J. Electr. Eng. Comput. Sci.* **2016**, *3*, 681. [[CrossRef](#)]
22. Xiao, M.; Xu, Q.; Ouyang, H. An Improved Modulation Strategy Combining Phase Shifted PWM and Phase Disposition PWM for Cascaded H-Bridge Inverters. *Energies* **2017**, *10*, 1327. [[CrossRef](#)]
23. Chavali, P.S.; Rao, P.V.R.; Vani, M.U. A Novel Multilevel Inverter with Reduced Number of Switches Using Simplified PWM Technique. *J. Inst. Eng. Ser. B* **2020**, *101*, 203–216. [[CrossRef](#)]
24. Ahmed, I.; Borghate, V.B. Simplified space vector modulation technique for seven-level cascaded H-bridge inverter. *IET Power Electron.* **2014**, *7*, 604–613. [[CrossRef](#)]
25. Gaeid, K.S.; Maher, R.A.; Lazim, A.J. Multilevel Inverter Fault-Tolerant Control with Wavelet Index in Induction Motor. *J. Electr. Eng. Technol.* **2019**, *14*, 1179–1191. [[CrossRef](#)]
26. Bialasiewicz, J.T.; Gonzalez, D.; Balcels, J.; Gago, J. Wavelet-Based Approach to Evaluation of Signal Integrity. *IEEE Trans. Ind. Electron.* **2012**, *60*, 4590–4598. [[CrossRef](#)]
27. Keswani, R.A.; Suryawanshi, H.M.; Ballal, M.S. Multi-resolution analysis for converter switch faults identification. *IET Power Electron.* **2015**, *8*, 783–792. [[CrossRef](#)]

28. Ananthan, S.N.; Padmanabhan, R.; Meyur, R.; Mallikarjuna, B.; Reddy, M.J.B.; Mohanta, D.K. Real-time fault analysis of transmission lines using wavelet multi-resolution analysis based frequency-domain approach. *IET Sci. Meas. Technol.* **2016**, *10*, 693–703. [[CrossRef](#)]
29. Jung, S.-M.; Park, J.-S.; Kim, H.-W.; Cho, K.-Y.; Youn, M.-J. An MRAS-Based Diagnosis of Open-Circuit Fault in PWM Voltage-Source Inverters for PM Synchronous Motor Drive Systems. *IEEE Trans. Power Electron.* **2012**, *28*, 2514–2526. [[CrossRef](#)]
30. Kompella, K.D.; Mannam, V.G.R.; Rayapudi, S.R. DWT based bearing fault detection in induction motor using noise cancellation. *J. Electr. Syst. Inf. Technol.* **2016**, *3*, 411–427. [[CrossRef](#)]
31. Kim, I.-S. On-line fault detection algorithm of a photovoltaic system using wavelet transform. *Sol. Energy* **2016**, *126*, 137–145. [[CrossRef](#)]
32. Lopez-Hernandez, M.; Rangel-Magdaleno, J.; Peregrina-Barreto, H.; Ramirez-Cortes, J. Detection of broken bars on induction motors using MODWT. In Proceedings of the 2018 IEEE International Instrumentation and Measurement Technology Conference (I2MTC), Houston, TX, USA, 14–17 May 2018; pp. 1–5.
33. Chen, W.; Bazzi, A.M. Logic-Based Methods for Intelligent Fault Diagnosis and Recovery in Power Electronics. *IEEE Trans. Power Electron.* **2017**, *32*, 5573–5589. [[CrossRef](#)]
34. AbdelGhani, A.B.-B.; Ben-Abdelghani, H.; Richardeau, F.; Blaquiere, J.-M.; Mosser, F.; Slama-Belkhdja, I. Versatile Three-Level FC-NPC Converter with High Fault-Tolerance Capabilities: Switch Fault Detection and Isolation and Safe Postfault Operation. *IEEE Trans. Ind. Electron.* **2017**, *64*, 6453–6464. [[CrossRef](#)]
35. Chen, W.; Hotchkiss, E.; Mademlis, C.; Bazzi, A.M. Integrated fault diagnosis and recovery in NPC multi-level inverters. In Proceedings of the 2017 IEEE 11th International Symposium on Diagnostics for Electrical Machines, Power Electronics and Drives (SDEMPED), Tinos, Greece, 29 August–1 September 2017; pp. 415–421. [[CrossRef](#)]
36. Chen, W.; Hotchkiss, E.; Bazzi, A. Reconfiguration of NPC multi-level inverters to mitigate short circuit faults using back-to-back switches. *CPSS Trans. Power Electron. Appl.* **2018**, *3*, 46–55. [[CrossRef](#)]
37. Shen, Y.; Miao, B.; Wu, D.; Ibrahim, K.A. Fault-Tolerant Control Strategy for Neutral-Point-Clamped Three-Level Inverter. *J. Control. Sci. Eng.* **2018**, *2018*, 1–9. [[CrossRef](#)]