# DESIGN AND DEVELOP CURRENT LIMITER FOR MOSFET DURING OVERVOLTAGE OPERATION.

### NUR HAEZAH BINTI MAMAT

This thesis is submitted as partial fulfillment of the requirements for the award of the Bachelor of Electrical Engineering (Power Systems)

Faculty of Electrical & Electronics Engineering

Universiti Malaysia Pahang

JUNE, 2012

"All the trademark and copyrights use herein are property of their respective owner. References of information from other sources are quoted accordingly; otherwise the information presented in this report is solely work of the author."

Signature	:
Author	: <u>NUR HAEZAH BINTI MAMAT.</u>
Date	: <u>21<sup>TH</sup> JUNE 2012.</u>

Specially dedicated, in thankful appreciation, encouragement and understandings to my beloved family and those who contributed for this project.

#### ACKNOWLEDGEMENT

In the name of God, Most Beneficent, Most Merciful. Alhamdulillah, all the praise and thanks are to Him, the Lord of the universe and peace upon His Messenger Muhammad S.A.W., the last prophets and the righteous followers, his family and companions, and those follow the guidance until the Day of Judgment.

First and foremost, a special gratitude and thank to my supervisor Mr. Ramdan bin Razali, who helped me a lot for the project research, for all the support, continuous patience, and supervision given throughout the project.

I would like to give my appreciation to Dr. Hamdan bin Daniyal and Mr. Azri for their valuable time spent on guiding me during the completion of this project. Their guidance and help are indeed very much appreciated.

Apart from that, I would like to my beloved parents, Mamat bin Jusoh and Haliyah binti Md. Zain, for their support and motivation during done final year project.

I am also thankful to my housemates, lecture mates and friends especially Fatinah binti Abdul Ghani and Ayu Annur Fetrah binti Yusoff for their helping hand, encouragement and knowledge sharing. Throughout the period of accomplishing this project, those persons are very helpful on providing me lot of brilliant ideas.

## ABSTRACT

Gate drive circuit is important for the purpose of controlling signal to the gate of power switch. Currently, most gate drive circuit is designed without current control; as such the overload, short circuit or overvoltage will cause permanent damage to the power switch. Protecting the power switch from being damage from the overload, short circuit and overvoltage must be considered seriously. In this project, the new design of gate drive circuit with current limiter to controls the gate voltage signal to the MOSFET and limits the current flow through the Metal-Oxide Semiconductor Field-Effect Transistor (MOSFET) during overvoltage. It will use the current limiter circuit to control voltage supplied to the gate of power switch and thus limit the amount of current flow to the MOSFET during overvoltage operation. Hence the gate drive circuit with current limiter is very important to protect the power switch from over current.

## ABSTRAK

Litar pemacu adalah penting bagi tujuan mengawal isyarat pintu suis kuasa. Pada masa ini, litar pemacu direka tanpa kawalan arus; beban yang berlebihan, litar pintas atau voltan yang berlebihan akan menyebabkan kerosakan kekal kepada suis kuasa. Melindungi suis kuasa daripada kerosakan akibat arus berlebihan, litar pintas dan voltan yang berlebihan perlu dipertimbangkan secara serius. Dalam projek ini, reka bentuk baru litar pemacu pintu dengan pengehad arus untuk mengawal isyarat voltan pintu MOSFET dan menghadkan pengaliran arus melalui MOSFET semasa voltan berlebihan. Ia akan menggunakan litar arus penghad untuk mengawal voltan yang dibekalkan kepada pintu suis kuasa dan dengan itu menghadkan jumlah aliran arus MOSFET semasa operasi voltan berlebihan. Oleh itu litar litar pemacu dengan pengehad arus adalah sangat penting untuk melindungi suis kuasa dari lebih arus melaluinya.

## **TABLE OF CONTENTS**

CHAPTER	TITLE	PAGE
	TITLE OF PROJECT	i
	DECLARATION	ii
	DEDICATION	iii
	ACKNOWLEDGEMENT	iv
	ABSTRACT	v
	ABSTRAK	vi
	TABLE OF CONTENTS	vii
	LIST OF TABLES	X
	LIST OF FIGURES	xi
	LIST OF SYMBOLS	xiii
	LIST OF APPENDIXES	xiv
1	INTRODUCTION	1
	1.1 General	1
	<b>1.2</b> Project Objective	2
	<b>1.3</b> Scope of The Project	2
	<b>1.4</b> Main Contribution of The Project	4
	<b>1.5</b> Report Organization	4

**1.6** Gantt Chart5

2	LIT	ERATURE REVIEW	7
	2.0	Introduction	7
	2.1	Gate driver design	8
	2.2	Conclusion	15
3	MET	HODOLOGY	16
	3.1	Introduction	16
	3.2	Project Work Flow Diagram	16
	3.3	The Design Gate Drive Circuit and	
		Current Limiter	18
	3.4	The Simulation	24
	3.5	Hardware Implementation Part	26
	3.6	Conclusion	30
4	RES	ULTS AND ANALYSIS	31
	4.1	Introduction	31
	4.2	Simulation results	31
	4.3	Experimental results	37
	4.4	Conclusion	43
5	CON	NCLUSION	44
	5.1	Summary of the project	44
	5.2	Recommendation	45

## REFERENCES

Appendix A	Datasheet IRF520	47
Appendix B	Datasheet KSP2222A	54
Appendix C	Datasheet IN4148	57
Appendix D	Datasheet Zener Diodes	58

46

## LIST OF TABLES

TABLE NO.	TITLE	PAGE
1.1	Schedule for FYP 1	5
1.2	Schedule for FYP 2	6
3.1	IRF520 Characteristics.	23
4.1	Simulation results	33
4.2	The experimental values	40

# LIST OF FIGURES

2.1	MOSFET Gate Driver	8
2.2	Optolly Isolated Gate Drive Circuit	9
2.3	Complete Auto-protecting Gate Drive Circuit	
	for GTO Thyristors.	10
2.4	High Voltage MOSFET Driver With Minimized	
	Cross-over Current	11
2.5	Current limitation using multiple drive voltages	12
2.6	Gate Drive Circuit	13
2.7	Current Limiting Circuits	14
3.1	Project Work Flow	17
3.2	Gate Drive Circuit	18
3.3	Inside the 555 Timer	19
3.4	Current Limiter Circuit	21
3.5	Simulation of Gate Drive Circuit	25

3.6	Simulation of Current Limiter Circuit	26
3.7	Gate Drive Circuit Testing on Breadboard	27
3.8	Current Limiter Testing Circuit on Breadboard	27
3.9	Gate driver circuit	28
3.10	Current limiter circuit	28
3.11	Complete Circuit	29
3.12	Overall Experimental Setup	30
4.1	Gate Driver Signal	32
4.2	Gate Driver Signal When Controlling the	
	Potentiometer	32
4.3	The simulation in normal condition.	33
4.4	The simulation in overvoltage condition	34
4.5	Simulation of Gate Driver and CurrentLimiter	
	Circuit During Normal Operation	36
4.6	Simulation of Gate Driver and CurrentLimiter	
	Circuit During Overvoltage Operation	36
4.7	Gate Driver Signal	38
4.8	Gate Driver Signal When Adjust the Potentiometer	38
4.9	Normal Condition Square Wave Signal	39
4.10	Overvoltage Signal	40
4.11	The Forward Biased Safe Operating Area	42

# LIST OF SYMBOLS

BJT	Bipolar Junction Transistor
FKEE	Faculty of Electrical and Electronics
FYP	Final Year Project
Id	Drain Current
IGBT	Insulated Gate Bipolar Transistor
MOSFET	Metal-Oxide Semiconductor Field-Effect
	Transistor
PWM	Pulse Width Modulation
VDS	Drain to Source Voltage
VGS	Gate to Source Voltage

## LIST OF APPENDICES

## APPENDIX

## TITLE

### PAGES

А	Datasheet IRF520	47
В	Datasheet KSP2222A	54
С	Datasheet 1N4148	57
D	Datasheet Zener Diodes	58

## **CHAPTER 1**

## INTRODUCTION

#### 1.1. General

Gate driver is an important circuit for electronic switches such as Metal-Oxide Semiconductor Field-Effect Transistor (MOSFET), insulated gate bipolar transistor (IGBT), Bipolar Junction Transistor (BJT) and others. It functions to control switching output. The gate drive circuit produces control signal fed to the power switch. Currently, most base drive circuit is designed without current control; as such the overload, short circuit or overvoltage will cause permanent damage to the power switch. Protecting the power switch from being damage from the overload, short circuit or overvoltage must be considered seriously. Gate drive circuit with current limiter is needed to design to limit current to the power switch whenever overvoltage occurs. Many researchers continue to work on this problem.

#### **1.2. Project Objective**

There are several objectives of this project. The objectives of this project are as below:

- 1) To design and implement the gate drive circuit that controls the gate voltage signal to the MOSFET.
- To incorporate the current limiter to the gate drive circuit which limits the current flow through the MOSFET during overvoltage operation.

### **1.3.** Scopes of the project

The scope of the thesis is used as the guideline of the project. In this project, a complete hardware of a gate drive circuit had been implemented and constructed. In order to achieve the objective, there are several scope had been outlined.

Firstly, the concept of driver circuit is being studied in order to know its function as well as its major field of application. A number of articles regarding the driver circuit are read to obtain the basic ideal of the driver circuit and improvement that have been done in driver circuit. Gate drive circuit is design:

- 1)  $R_{2,C}=On$  time
- 2) R3 = Off-time
- 3) R5 =To control pulse length (switching frequency)



Figure 1.1: Signal of gate driver

Secondly, current limiter circuit is design to limit drain current of IRF520 nchannel MOSFET by limiting gate to threshold voltage (Vgs).



Figure 1.2: Output Characteristic of IRF520 n-channel MOSFET

Then, design the simulation circuit of gate drive and current limiter circuit by using PROTEUS software. The power MOSFET IRF520 n-channel enhancement mode with current drain rating at 9.2A is used as power witch. Then do the analysis on the output waveform.

Next, construct the gate drive and current limiter circuit on breadboard based on collector data from simulation part and literature review.

Finally, the complete hardware implementation of gate drive circuit will be carried out in order to confirm that the meets the objectives of this project.

#### **1.4.** Main Contributions of the Project

The main contributions of the project is design and develop new current limiter gate drive circuit which can limit current flow through the inverter with to prevent high current flow that can cause damage the power switch.

#### **1.5 Report Organization**

This thesis consists of five chapters. **Chapter 1** of the report introduces the subject matter with a brief review of the project. The objective, scopes, main contribution, thesis outline and Gantt chart of the report are presented.

**Chapter 2** deals with literature review, where, the previous works related to the subject are discussed. This includes the gate drive circuit design and technique to prevent the overload and short circuit of load by limiting the current.

**Chapter 3** describes the methodology which explains in flow chart on how to do this project step by step. Besides that, this chapter also discusses the circuit design and its operation. Then, the simulation of the circuit using Pspice software is designed. Besides that, describes hardware development of experimental setup for gate drive circuit and current limiting circuit in the laboratory for the implementation and verification of the proposed method.

**Chapter 4** describes the expected result obtained from the simulation and the data from simulation is analyzed. Comparison between the simulation and experimental results are made in order to achieve the objective of project. The experimental validation and results are presented and discussed.

Finally, **chapter 5** summarizes the achievements of this research and the recommendations for future work.

## **1.6 Gantt Chart**

NO		W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
	ACTIVITIES	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	PSM 1															
	briefing															
1	session															
	Find															
	supervisor															
	and															
	project															
2	title															
	Meet															
	supervisor															
	to discuss															
	the															
3	project											_			_	_
	Register															
	title and															
	submit															
4	abstrack															
	Literature															
5	review															
	Submit															
	proposal															
	and slide															
	presentati															
6	on															
	PSM 1															
	seminar															
	presentati															
7	on															
	Design the															
8	simulation													1		
	Submit															
	report and															
9	log book															

## Table 1 Schedule for FYP 1

Table 2 Schedule for FYP 2

	ſ	1	r	1	1	r	r	1	1	1		r	1	r	1	
		W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
NO.	ACTIVITIES	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	PSM 2															
	briefing															
1	session															
	Meet															
	supervisor															
	to disscuss															
2	the project															
	Order the															
3	components															
	Implement															
	gate drive															
4	circuit															
	Data															
5	analysis															
	Submit draft															
6	1															
	Submit draft															
7	2															
	Submit final															
	draf and															
8	logbook															
	Submit slide															
9	presentation															
	PSM 2															
	seminar															
10	presentation															
	Submit															
11	report															

## **1.7 Conclusion**

As a conclusion, this chapter is discuss about general of this project, the objectives of this project, scope and main contribution of the project, report organization and gantt chart as schedule of project progress. For next chapter, some literature review is discussed with study the previous research about this project to get idea to do.

**CHAPTER 2** 

### LITERATURE REVIEW

## **2.1 Introduction**

Some research has been done to obtain and gain some information about the project. It is to compare the previous with this project to make some improvement or to try the method that has been used for the previous project.

#### 2.2 Gate Driver Design

Many researchers find the solution of protection against overload and short circuit. Some researchers allow the fault current to reach the limit and then initiated to shut off the system. This method cause the fault current increased thus several devices damage although it takes a temporary time. (Werner, Mario and Martin,1989) [1]

Another researcher designs a MOSFET gate driver as Figure 2.1 below. To turn on the driver, MOSFET need V<sub>GS</sub>=+15V and 0V to turn off. In this circuit, PWM signal from control circuit is flow to the LM311 amplifier. This amplifier served with open collector output Q1. This Q1 turn on when B1 is high that will cause V<sub>GS</sub> is pulled to ground and turn off when B1 is low that will cause V<sub>GS</sub> is pulled to V<sub>GG</sub>. If V<sub>GG</sub> is set to +15V, the MOSFET will turns on. However, this circuit cannot control the current flow. (Dr Zainal Salam, 2003) [2]



Figure 2.1: MOSFET gate driver

Another design of driver circuit is as Figure 2.2 below. It shows an optically isolated drive circuit using N-channel MOSFET on side of load. It supplied from drain of MOSFET. This circuit used 4N25 opto-coupler as isolation for driver. An opto-isolator is used to provide significant protection from serious overvoltage conditions in one circuit affecting the other for safety reason. It is a device that uses a short optical transmission path to transfer a signal between elements of the circuit. Zener diode 15V is used as voltage regulator to stable the output voltage. So, this circuit also cannot control current because when using zener diode, the voltage output is constant 15V. So, the current is remaining with the voltage. (Jamie Catt, 1993) [3]



Figure 2.2: Optically isolated gate drive circuit.

Besides that, another way to limit current is using the inductor with protection choke technique design to limit the rate of rise of fault current with a secondary winding to trigger the thyristor crowbar circuit to divert the current from the power transistor to the thyristor. The protection choke allows transformer coupling into the power transistor circuit. So, when fault occur, the current will be diverted from the power transistors to the thyristor which has large current load capacity. The disadvantages of this method are expensive thyristor device the design of the protection choke with secondary windings leads to the bulkiness of the equipment. (P.D. Evans and B.M. Saied, 1982) [4]

The another literature presents a technique where in the slope or rate of rise of the fault current is sensed and protective action is initiated well before the fault current reaches the set value. This method also needs to be added extra sensor, cost and complex circuit as Figure 2.3 below. (Sujit Biswaruk, and Joseph, 1988) [5]



Figure 2.3: Complete auto-protecting gate drive circuit for GTO thyristors.

Besides that, circuit in Figure 2.4 below is a high voltage MOSFET driver. The weakness of this circuit is the resistors still have current flowing through them although the circuit is not being driven with pulses. (Engineering services, 2004) [6]



Figure 2.4: High voltage MOSFET driver with minimized cross-over current.

Figure 2.5 shows drive circuit current limitation using multiple drive voltages. In normal operation, 15V is applied to drive the gate fully on which also causes the diode D to be forward biased through resistor R1. In normal operation the VDS voltage drop will typically be around 2 - 3V, but this increases with increasing drain current. The voltage at point P is thus equal to the VDS voltage drop across the MOSFET, plus the voltage drop across D. However, if an over current is detected by monitoring the drain source voltage of the MOSFET, causes the VDS of the MOSFET to increase. When the voltage at point Preaches the rating of the Zener Z1, Z1 begins to conduct, turning on T2, and clamping the voltage at point P, causing D to become reverse biased. Turning on T2 causes Zener Z2 to clamp the MOSFET gate voltage at 6V, limiting the collector current to a lower level. (B.Maurice and L. Wuidart, 1999) [7]



Figure 2.5: Current limitation using multiple drive voltages.

Besides than that, the gate drive circuit is used to amplify the low signal input from control circuit to a higher voltage signal. The higher gate signal voltage is needed for the functioning of the inverter circuit. Left side of the driver circuit is part where to control switching output. Gate Drive Circuit in Figure 2.6 below used 555 timer IC in a variety of <u>timer</u>, pulse generation, and <u>oscillator</u> applications. The 555 can be used to provide time delays, as an <u>oscillator</u>, and as a <u>flip-flop element</u>. Each component has its own function. Resistor 1 and capacitor 1 is function as control on time, resistor 3 to control off-time, resistor 5 to control pulse length (switching frequency), diode 1 is to make sure ON/OFF independently, while potentiometer is used in this circuit to change the width of PWM. [2]



Figure 2.6: Gate drive circuit

Another design for current limiting circuit is as in Figure 2.7 below. With a resistor, the voltage drop is varied depending on the consumed current by the load. The higher current is drawn by the load, the higher voltage drop on that resistor. In this active circuit, the current limiting circuit tries not to drop the voltage if the current drawn by the load is below the allowable range. In normal condition, the limiter circuit tries not to dissipate the power, so almost all power is delivered to the load. If the load tries to draw more than allowed, the current limiting circuit will now act as resistor, controlling it is resistant value to limit the current to a predetermined level. This circuit works with output voltage at Q1 emitter act as a voltage follower, means that the voltage will follow its base voltage. Because the R sense value is chosen to be a low resistance, the voltage will be appearing at load as a full voltage delivered from voltage source. If the load now draws more current, at some level, the voltage drop across R sense will flow from its collector to its emitter, decreasing the base voltage of Q2. Because now the

Q1 base voltage decrease, the voltage output of the Q2 emitter will also decrease as it works as a voltage follower circuit. When this output voltage decrease, the current to the load will also decrease. After this point of allowed maximum current, the more the load try to draw more current (by lowering its internal resistance equivalence), the lower the output will be delivered to maintain a constant current. (Vidisonic)[8]



Figure 2.7: Current Limiting Circuits

The MOSFET is a voltage-controlled device and is relatively simple to turn on and off and therefore required an appropriate gate voltage or base current signal to drive the MOSFET into saturation mode for low on-state voltage in order to switch it on. It has a positive temperature coefficient, stopping thermal runaway. Besides that, MOSFET has good performance in high frequency (>100 kHz) and has simpler gate drive circuit. The MOSFET also has a body-drain diode, which is particularly useful in dealing with limited freewheeling currents. MOSFET also has cheaper price and compatible with the highest frequency application in PWM inverter circuit. P-channel of MOSFET required a complex driver circuit and the drain-source on resistor, RDS (on) for the p-channel is higher than N-channel which will lead to an increase in switching power losses. Using the Enhancement-mode MOSFET as a Switch as these transistors require a positive gate voltage to turn "ON" and a zero voltage to turn "OFF" making them easily understood as switches and also easy to interface with logic gates. (Dr. Zainal Salam, 2003)[2]

#### **2.3 Conclusion**

As a conclusion, to protect the power switch, the design outlines from literature reviews should be followed. To protect the power switch, the current flow to the transistor is limited according to the load demand by controlling the gate voltage signal. To design the driver circuit of MOSFET, the circuit must able to limit the current flow to the power switch. MOSFET offers cheaper price and compatible with the highest frequency application in PWM inverter circuit. Therefore in this project, the n-channel enhancement MOSFET is chosen in this project because the Enhancement-mode MOSFET usually used as a switch as these transistors require a positive gate voltage to turn "ON" and a zero voltage to turn "OFF" making them easily understood as switches and also easy to interface with logic gates. Besides that, MOSFET also is used to avoid the losses and to get the simpler gate drive circuit.

For the next chapter is methodology which is discuss about the project work flow diagram, the design of gate drive circuit and current limiter, the simulation and experimental process.

**CHAPTER 3** 

### METHODOLOGY

#### **3.1** Introduction

It has been mentioned in previous chapter that in this project n-channel MOSFET is used. The developing process of gate drive circuit involves in designing of control signal and the driver includes hardware and simulation. This chapter describes the methods in design and implementation further step by step about how to conduct this project. This project is divided into two parts which are simulation and experimental implementation of the project part.

#### **3.2 Project Work Flow Diagram.**

To simply understand the related works of this project, the work flow chart is presents in Figure 3.1.



Figure 3.1: Project Work Flow.

### **3.3** The Design of Gate Drive Circuit with Current Limiter.

From literature review, gate drive circuit's concept in Figure 2.6 is used. The gate drive circuit is used to control switching output to power switch. Left side of the driver circuit is part where to control switching output. Gate Drive Circuit in Figure 3.2 below used 555 timer IC in a variety of <u>timer</u>, pulse generation, and <u>oscillator</u> applications. The 555 can be used to provide time delays, as an <u>oscillator</u>, and as a <u>flip-flop element</u>. This gate driver is an astable multivibrator.



Figure 3.2: Gate drive circuit



Figure 3.3: Inside the 555 Timer.

Inside the 555 timer as in Figure 3.3 above are the equivalent of over 20 transistors, 15 resistors, and 2 diodes, depending of the manufacturer. The equivalent circuit providing the functions of control, triggering, level sensing or comparison, discharge and power output. The 555 timer can supply voltage between 4.5 and 18 volt, supply current 3 to 6 mA, and a Rise/Fall time of 100 nSec. It can also withstand quite a bit of abuse.

An astable multivibrator is simply and oscillator. The astable multivibrator generates a continuous stream of rectangular off on pulses that switch between two voltage levels. The frequency of the pulses and their duty cycle are dependent upon the RC network values. Both the trigger and threshold bin puts (pins 2 and 6) to the two comparators are connected together and to the external capacitor. The capacitor charges

toward the supply voltage through the two resistors, R1 and R2. The discharge pin (7) connected to the internal transistor is connected to the junction of those two resistors. When power is first applied to the circuit, the capacitor will be uncharged; therefore, both the trigger and threshold inputs will be near zero volts. The lower comparator sets the control flip-flop causing the output to switch high. That also turns off transistor T1. That allows the capacitor to begin charging through R1 and R2. As soon as the charge on the capacitor reaches 2/3 of the supply voltage, the upper comparator will trigger causing the flip-flop to reset. That causes the output to switch low. Transistor T1 also conducts. The effect of T1 conducting causes resistor R2 to be connected across the external capacitor. Resistor R2 is effectively connected to ground through internal transistor T1. The result of that is that the capacitor now begins to discharge through R2. The only difference between the single 555, dual 556, and quad 558 (both 14-pin types), is the common power rail. For the rest everything remains the same as the single version, 8-pin 555. As soon as the voltage across the capacitor reaches 1/3 of the supply voltage, the lower comparator is triggered. That again causes the control flip-flop to set and the output to go high. Transistor T1 cuts off and again the capacitor begins to charge. That cycle continues to repeat with the capacitor alternately charging and discharging, as the comparators cause the flip-flop to be repeatedly set and reset. The resulting output is a continuous stream of rectangular pulses. (Tony van Roon, 2003) [9].

From literature review, current limiter's concept in Figure 2.5 is used. Figure 2.5 is drive circuit current limitation using multiple drive voltages. This concept is used and some improvement is done to make sure my project's objectives are success.



Figure 3.4: Current Limiter circuit.

Figure 3.4 shows current limiter circuit. In normal operation, 15V is applied to drive the gate fully on which also causes the D6 to be forward biased through resistor R6. In normal operation the VDS of MOSFET voltage drop will typically be around 2 - 3V, but this increases with increasing drain current. The voltage at point P is thus equal to the VDS voltage drop across the MOSFET, plus the voltage drop across D6. However, if an overvoltage is detected by monitoring the drain source voltage of the MOSFET, causes the VDS of the MOSFET to increase. When the voltage at point Preaches the rating of the Zener D4, D4 begins to conduct, turning on Q2, and clamping the voltage at point P, causing D6 to become reverse biased. Turning on Q2 causes Zener D5 to clamp the MOSFET gate voltage at 5.40V, limiting the collector current to a lower level.

VP=VD+VDS Normal operation: VP<VZ1 Overvoltage : VP>VZ1

One of the main limitations of a MOSFET is the maximum current it can handle. So the  $R_{DS(on)}$  parameter is an important guide to the switching efficiency of the MOSFET and is simply the ratio of  $V_{DS}$  /  $I_D$  when the transistor is turned ON. When using a MOSFET or any type of field effect transistor for that matter as a solid-state switching device it is need to select ones that have a very low  $R_{DS(on)}$  value or at least mount them onto a suitable heat sink to help reduce any thermal runaway and damage. Power MOSFETs used as a switch generally have surge-current protection built into design as in this project.

From literature review, a design outline should be follow to design the driver circuit. It seems that IRF520 n-channel enhancement MOSFET is chosen as power switch. The ratings of this device as in Table 3.1 below:
Parameter	Value
Continuous drain rating (Id)	9.2A
Drain source voltage (Vds)	100V
On resistance Rds(on)	0. 3Ω
Voltage Vgs maximum	20V

Table 3.1 IRF520 Characteristics.

In this circuit, 1N4148 diode for D1 which is made from silicon is used. It allows electricity to flow in one direction only. Electricity uses up a little energy pushing its way through the diode. There is a small voltage across a conducting diode called the forward voltage drop and this diode has 0.7V forward voltage drop. The forward voltage drop of a diode is almost constant whatever the current passing through the diode so they have a very steep characteristic. When a reverse voltage is applied a perfect diode does not conduct, but all real diodes leak a very tiny current of a few  $\mu$ A or less. This can be ignored in most circuits because it will be very much smaller than the current flowing in the forward direction. However, this diode has a 75V maximum reverse voltage and if this is exceeded the diode will fail and pass a large current in the reverse direction, this is called breakdown. Signal diodes are used to process information (electrical signals) in circuits, so they are only required to pass small currents of up to 100mA. For general use, silicon diodes are better because they are less easily damaged by heat when soldering, they have a lower resistance when conducting, and they have very low leakage currents when a reverse voltage is applied. (Wikipedia, Diode) [10].

Zener diodes D2 and D3 in circuit are used to maintain a fixed voltage. They are designed to 'breakdown' in a reliable and non-destructive way so that they can be used in reverse to maintain a fixed voltage across their terminals. Zener diodes are rated by their breakdown voltage and maximum power.

The 2N2222 is a common NPN bipolar junction transistor used for general purpose low-power <u>amplifying</u> or switching applications. It is designed for low to medium current, low power, medium voltage, and can operate at moderately high speeds. It is frequently used as a small-signal transistor; it is a small general purpose transistor of enduring popularity. It is used for both analog signal amplification and switching applications. When an electronic signal is present at the transistor's collector, applying a signal to the transistor's base will cause a signal to emit from the device's emitter. In this way, the 2N2222 is often used to switch signals on and off. The switching abilities of the 2N2222 transistor also make it useful as a simple "and" gate. When used in this capacity, the transistor will only send a signal when two separate signals are present: one at its collector *and* one at its base. This allows the 2N2222 to be used to automatically control signal flow in a circuit depending on what signals are, or are not, present. In amplification applications, the 2N2222 receives an analog signal, such as an audio signal, through its collector and a separate signal is applied to its base. The output at the transistor's emitter will then be identical to the collector signal with the exception that it increases in power by an amount proportional to the signal applied to its base. (Wikipedia, 2N2222) [11].

### 3.4 The Simulation.

In this part, gate drive circuit and current limiter are developed using Proteus. The simulation is simulated until get the expected result of gate drive circuit that can control current flow to the inverter. If the expected waveform is not generated, the simulation circuit is modified and simulated again until the wanted output waveform is produced. The simulation is to compare the experimental result with simulation result and to design the gate drive with current limiter circuit.

The design of gate drive circuit is done as Figure 3.5 below. 15V supply voltage is supplied to gate drive circuit.



Figure 3.5: Simulation of Gate Drive Circuit

Current limiter circuit is success, the simulation as Figure 3.6 is done. To simulate current limiter circuit in overvoltage operation, 14V drain voltage is given while for normal operation is11Vdc. Firstly, 11Vdc of V2 is supplied to circuit to put the circuit in normal condition. Then, 11Vdc is up to 14Vdc to see the circuit works in overvoltage operation. In this simulation, zener diode D4 is set to 12V. For D5, 5.1V zener diode is used. The results obtained are shown in result part.



Figure 3.6: Simulation of Current Limiter Circuit.

## 3.5 Hardware implementation part

Firstly, a gate driver and current limiter circuits are build temporarily on the breadboard after successful in simulation. The results of square wave waveform are shown in the oscilloscope and measured the value of voltage and current using multimeter. After that, the circuit is tested to make sure it operates well. If the testing fails, the circuit is troubleshoot to repair the error. The gate driver with current limiter circuit is built on breadboard as Figure 3.7 and Figure 3.8.



Figure 3.7: Gate Drive Circuit Testing on Breadboard



Figure 3.8: Current Limiter Testing Circuit on Breadboard.

After the expected results is got and achieve the objective, the gate drive circuit is constructed on a donut board. Wrapping process is done using wrapping tool to connect the circuit as circuit design before this in Figure 3.2. Figure 3.9 shows the gate drive circuit while Figure 3.10 shows the current limiter circuit. The results obtained are discussed in results and analysis part.



Figure 3.9: Gate driver circuit.



Figure 3.10: Current limiter circuit.

For MOSFET, a heat sink is used to cool MOSFET. Heat sink is a passive component that cools a device by dissipating heat into the surrounding air. Heat sinks are used to cool electronic components such as high-power semiconductor devices, and optoelectronic devices. Waste heat is produced in transistors due to the current flowing through them. The heat sink helps to dissipate the heat by transferring it to the surrounding air. Besides that, the heat silicon also is used between MOSFET and heat sink. It is used for better heat transfer.

Figure 3.11 below shows the complete circuit of gate driver and current limiter after constructed on donut board. Then, the circuit is tested as overall experimental setup of Figure 3.12 to ensure it is works and the connection is right.



Figure 3.11: Complete circuit



Figure 3.11: Overall experimental setup

# **3.6 Conclusion**

As a conclusion, this chapter is discussed about the project work flow diagram, the design of gate drive circuit and current limiter, the simulation and experimental process. Next chapter is results which is the show the result obtained in simulation and experimental part and the results are discussed and analyzed.

**CHAPTER 4** 

## **RESULTS AND ANALYSIS**

### 4.1 Introduction

In results and analysis part, it is consists of two results. There are simulation results and the experimental results. All the results are discussed and analyzed. The experimental result is compare with the simulation result to ensure the experimental result is correct.

## 4.2 Simulation result

After simulate the gate drive circuit, 15V signal is produce as in Figure 4.1. The gate driver signal above is obtained with different pulse length when adjusted R5 to

control the pulse length as Figure 4.2. So, for the first objective which is to control the gate voltage signal to the MOSFET is achieved.



Figure 4.1: Gate Driver Signal



Figure 4.2: Gate driver signal when controlling the potentiometer

The simulation result of current limiter circuit is done. In normal operation (11Vds) is supplied while 14V for overvoltage operation. Table 4.1 below shows the simulation values of gate to source voltage (Vgs), drain to source voltage (Vds) and drain current (Id) in normal and overvoltage operation after simulating the circuit as in Figure 4.3 and 4.4.

Table 4.1 Simulation Results

CONDITION	PARAMETER	VALUE
Normal operation	Gate to source voltage(Vgs)	15V
(11V)	Drain Current( Id)	1.04A
	Drain to source voltage (Vds)	0.62V
Overvoltage operation	Gate to source voltage(Vgs)	5.43V
(14V)	Drain Current( Id)	0.15A
	Drain to source voltage (Vds)	12.5V



Figure 4.3: The simulation in normal condition.



Figure 4.4: The simulation in overvoltage condition.

Below is the calculation based on result of simulation for both conditions to ensure the results obtained are correct.

Normal operation: VP<VD4 VP=VD+VDS =0.7+0.62V =2.18V VP<VD4 2.18V<15V

So, the result of simulation is successful because as theory, when VP<VD4, it is in the normal operation and the result must be obtained is 15V gate voltage because the

voltage at point P is not reached the rating of the Zener D4, so D4 and current limiter circuit will not conduct. So, in normal operation, 15V is applied to drive the gate of MOSFET fully on.

Overvoltage: VP>VD4 VP=VD+VDS =0.7+18.7V =19.4V VP>VD4

19.4V>15V

So, the result of simulation is successful because as theory, when VP>VD4, it is in the overvoltage operation and the result must be obtained is 5.43V PWM signal because the zener diode of Q2 is clamped at 5.43V gate voltage. When the voltage at point Preaches the rating of the Zener D4, D4 begins to conduct, turning on Q2, and clamping the voltage at point P, causing D6 to become reverse biased. Turning on Q2 causes Zener D5 to clamp the MOSFET gate voltage at 5.43V, limiting the collector current to a lower level.

Figure 4.5 and 4.6 shows the signal of the gate driver and Vgs when the circuit in normal and overvoltage operation.



**Figure 4.5**: Simulation of gate driver and current limiter circuit during normal operation.

When supplied 15V gate driver signal and 11V Vd to the MOSFET, 15V Vgs signal of MOSFET is obtained. For current limiter during normal operation, 15V is applied to drive the gate fully on with 1.04A Id.



Figure 4.6: Simulation of gate driver and current limiter circuit during overvoltage operation.

When supplied 15V Vgs signal and 14V Vd of MOSFET, 5.43V Vgs signal of MOSFET is obtained because voltage at point P reaches the rating of the 12V D4 cause 5.1V D5 is clamped the MOSFET gate voltage at 5.43V, limiting Id to 0.15A. So, the second objective to limit the current flow through the MOSFET during overvoltage operation is achieved.

## 4.3 Experimental Results.

After doing hardware implementation of gate drive circuit in Figure 3.10 to produce 15V square wave signal, the square wave waveform result is obtained on oscilloscope was recorded. The input of gate driver is given is16.5V to get 15V signal. The input cannot give 15V because a small voltage will drop in circuit to obtain the output. So, to get 15V output signal, the input voltage is need to give a little high voltage than the wanted output. In this circuit, it seems that this circuit has 1.6V voltage drop. The gate drive signal is shown in Figure 4.3 as below:



Figure 4.7: Gate Driver Signal.

The gate driver signal in Figure 4.8 is obtained with different pulse length when adjusted R5 to control the pulse length. So, for the first objective which is to control the gate voltage signal to the MOSFET is achieved.



Figure 4.8: Gate driver signal when adjust the potentiometer.

After that, the current limiter circuit is connected to the gate drive circuit. To test the normal condition, 11V drain voltage (Vd) is supplied to the circuit. Then, the gate voltage waveform obtain in oscilloscope is recorded as Figure 4.9. The waveform obtained is 15V square wave signal. For current limiter during normal operation, 15V is applied to drive the gate fully on with 1.04A Id.



Figure 4.9: Normal Condition Square Wave Signal.

Then, to test the overvoltage condition, 14V drain voltage (Vd) is supplied to the circuit. Then, the gate voltage waveform obtain in oscilloscope is recorded as Figure 4.10. The waveform obtained is 5.40V signal. The signal is clamp to 5.40V because voltage at point P reaches the rating of the 12V D2 cause D1 is clamped the MOSFET Vgs to 5.40V, limiting Id to 0.14A. So, the second objective to limits the current flow through the MOSFET during overvoltage operation is achieved.



Figure 4.10: Overvoltage Signal

In normal condition, the chosen zener diode is 12V. So, high of 12V is the overvoltage will occur. So, 11V is set as the normal condition while 20V is set as overvoltage condition. The results obtained in experiment are constructed in Table below:

Table 4.3 The	experimental	values.
---------------	--------------	---------

Condition	Parameter	Value
Normal	Gate to source voltage(Vgs)	15V
$(11\mathbf{V})$	Drain current (Id) for 3W resistor	1.04A
(11 v)	Drain to source voltage (Vds)	0.60V
Overvoltage	Gate to source voltage(Vgs)	5.40V
(14V)	Drain current (Id) for 3W resistor	0.14A
	Drain to source voltage (Vds)	12.30V

So, from the result obtained in Table 4.3, the calculation is done to ensure the measured value is correct.

For normal operation: VP<VD4 VP=VD+VDS =0.7+1.30V =2V VP<VD4 2V<15V

So, the result of experimental is successful because as theory, when VP<VD4, it is in the normal operation and the result must be obtained is 15V gate voltage because the voltage at point P is not reached the rating of the Zener D4, so D4 and current limiter circuit will not conduct. So, in normal operation, 15V is applied to drive the gate of MOSFET fully on.

For overvoltage: VP>VD4 VP=VD+VDS =0.7+18.5V =19.2V VP>VD4 19.2V>15V

So, the result of simulation is successful because as theory, when VP>VD4, it is in the overvoltage operation and the result must be obtained is 5V PWM signal because the zener diode of Q2 is clamped at 5V gate voltage. When the voltage at point Preaches the rating of the Zener D4, D4 begins to conduct, turning on Q2, and clamping the voltage at point P, causing D6 to become reverse biased. Turning on Q2 causes Zener D5 to clamp the MOSFET gate voltage at 5V, limiting the collector current to a lower level. It seems that in normal condition, the drain current is 1.55A. When the overvoltage is occurred, the current is decrease to 0.28A because the current is limited. So, the concept of second objective of this project which is to limit current flow through the power MOSFET during overvoltage operation is achieved.

From the results obtained, the experimental results are same with the simulation result after comparing both results. So, this project is successfully done.

For IRF520 MOSFET, the forward biased safe operating area is needed to consider preventing MOSFET from damage. If not consider, the MOSFET will permanently damage. From the Figure 4.11, the peak current limitation is 30A while drain to source voltage is limit to 100V. So, to prevent the MOSFET from damage, the values of peak current and drain to source voltage are need to ensure that not over the limitation values.



Figure 4.11: The Forward Biased Safe Operating Area.

## **4.4 Conclusion**

As a conclusion, this chapter is discussed about results which is the obtain result in simulation and experimental part and the results are discussed and analyzed. Next chapter is about conclusion of the project. It is consist of summary and recommendation for the future research. **CHAPTER 5** 

## CONCLUSION

## **5.1 Summary of the Project**

As a conclusion, to ensure the objectives of the project is achieve or not, below are the objectives of this project. There are two objectives of this project. The objectives of this project are as below:

- 1) To design and implement the gate drive circuit those amplify and control the voltage signal to the power MOSFET.
- 2) To incorporate the current limiter to the gate drive circuit which limits the current flow through the power MOSFET during overvoltage operation.

All the objectives of this project are achieved and successful. The result from both simulation and experiment are achieved the objectives. For the first objective, the design and implement the gate drive circuit in Figure 3.4 is successful to amplify and control the voltage signal to the power MOSFET. This circuit is generated 15V square wave signal. Then, for the second objective, the current limiter circuit is successful to limit the current flow through the power MOSFET during overvoltage operation. When the overvoltage condition occurs, the current is limited to the current set value.

## **5.2 Recommendation**

There are a few recommendations for future researches based on this project are as follows:

- Design the gate drive circuit that can amplify and control the gate voltage signal to the MOSFET.
- 2) Design the current limiter to the gate drive circuit which limits the current flow through the MOSFET during overvoltage and over current operation.

- [1] Werner Bosterling, Mario Campello, and Martin Tscharn, "Base drive and protection for bipolar transistor modules," PCIM *Europe*, pp. 27-30, Feb. /Mar. 1989.
- [2] Dr. Zainal Salam, "*Power Electronics and Drives*," UTM, Johor, version 3,2003.
- [3] Jamie Catt, "Optically Isolated Gate Drive Circuit;" international rectifier design tips, Sept 1993.
- [4] P. D. Evans and B. M. Saied, "Protection methods for power-transistor circuits," *IEE* Proc., Vol. 129, R.B, No. 6, pp. 359-363, Nov. 1982.
- [5] Sujit K. Biswas, Biswaruk Basak and Joseph Vithayathil, "An Autoprotecting Gate Drive Circuit for GTO Thyristors," IEEE Transactions of Industry AApplications, Vol 24, No. 1, January/ February 1988.
- [6] Engineering services, "High voltage MOSFET driver," Daycounter Inc, [Online]. Available: <u>http://www.daycounter.com/Circuits/HV-MOSFET-Driver/HV-MOSFET-</u>
- [7] B. Maurice and L. Wuidart, "Drive circuit for power MOSFETs and IGBTs," st application note, 1999.
- [8] Vidisonic, "Current Limiting Circuit," [Online]. http://www.vidisonic.com/2008/07/10/current-limiting-circuit
- [9] Tony van Roon, "555 Timer Tutorial," 2003.
- [10] Wikipedia, "Diode," [Online] <u>http://en.wikipedia.org/wiki/Diode</u>
- [11] Wikipedia, "2N2222," [Online] <u>http://en.wikipedia.org/wiki/2N2222</u>

## **APPENDIX** A

			111 320
SEMICONL	Da	ta Sheet	January 2002
9.2A, 100V, 0.1 Power MOSFI This N-Channel enl effect transistor is a tested, and guarant energy in the break these power MOSF as switching regula relay drivers, and d transistors requiring These types can be circuits.	270 Ohm, N-Cl 270 Ohm, N-Cl 27	con gate power field MOSFET designed, pecified level of de of operation. All of r applications such artors, motor drivers, bipolar switching v gate drive power. om integrated	<ul> <li>Features</li> <li>9.2A, 100V</li> <li>r<sub>DS(ON)</sub> = 0.270Ω</li> <li>SOA is Power Dissipation Limited</li> <li>Single Pulse Avalanche Energy Rated</li> <li>Nanosecond Switching Speeds</li> <li>Linear Transfer Characteristics</li> <li>High Input Impedance</li> <li>Related Literature <ul> <li>TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"</li> </ul> </li> </ul>
Ordering Info	rmation		Symbol
IRF620 NOTE: When orderin	TO-220AB g, use the entire part n	IRF620 umber.	Goule
Packaging		JEDEC	TO-220AB
			SOURCE DRAIN GATE

		IRF520				
Absolute Maximum Ratings T <sub>C</sub>	- 25 <sup>0</sup> C, Unk	ess Otherwise Specified				
					U	NIT
Drain to Source Breakdown Voltage (Note 1)						۷
Drain to Gate Voltage (R <sub>GS</sub> = 20kΩ) (Note 1)						v
Continuous Drain Current						A
TC = 100°C						Â
Pulsed Drain Current (Note 3)						v
Maximum Power Dissipation		Pp	60		ŵ	
Dissipation Derating Factor			0.4		W/ºC	
Single Pulse Avalanche Energy Rating (Not	e 4)	E <sub>AS</sub>	36			mJ
Operating and Storage Temperature Maximum Temperature for Soldering		Т,,Тата	-55 to 17	75		°C
Leads at 0.063in (1.6mm) from Case for 1	05	TL	300			°C
CAU HOVE Strategies above index letter if Address device at these or any other conditions above the NOTE: 1. $T_J = 25^{\circ}$ C to 150 <sup>o</sup> C.	io Nationani Indicato d in	rainge may cause perminent camage to me avecu, me is the operational socilons of this specification is not implied.	a snass c	ony nang	g ana ope	
Electrical Specifications T <sub>C</sub> = 25	<sup>0</sup> C, Unless (	Otherwise Specified				_
PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	U
Drain to Source Breakdown Voltage	BVDSS	I <sub>D</sub> = 250µA, V <sub>GS</sub> = 0V (Figure 10)	100	-	-	
Gate to Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250µA	2.0	-	4.0	
Zero Gate Voltage Drain Current	IDSS	V <sub>DS</sub> = 95V, V <sub>GS</sub> = 0V	-	-	250	1
		V <sub>DS</sub> = 0.8 x Rated BV <sub>DSS</sub> , V <sub>GS</sub> = 0V, T <sub>J</sub> = 150 <sup>0</sup> C	-	-	1000	
On-State Drain Current (Note 2)	ID(ON)	VDS > ID(ON) X rDS(ON)MAX, VGS = 10V (Figure 7)	92	-	-	
Gate to Source Leakage Current	IGSS	VG8 = ±20V	-	-	±100	1
Drain to Source On Resistance (Note 2)	(DSION)	ID = 5.6A, VGS = 10V (Figure 8, 9)	-	0.25	0.27	$\square$
Forward Transconductance (Note 2)	9ts	V <sub>DS</sub> ≥ 50V, I <sub>D</sub> = 5.6A (Figure 12)	2.7	4.1	-	$\vdash$
Tum-On Delay Time	teron	V <sub>DD</sub> = 50V, I <sub>D</sub> = 9.2A, R <sub>G</sub> = 18Ω, R <sub>L</sub> = 5.5Ω	-	9	13	$\vdash$
Rise Time	t	MOSFET Switching Times are Essentially	-	30	63	
Tum-Off Delay Time	tamen	Independent of Operating Temperature	-	18	70	
	Manuf	Temperature		20	59	$\vdash$
Fall Time	1.		-			-
Fail Time Total Gale Charge (Gale to Source - Gale to Drain)	tr Og(TOT)	VGS = 10V, ID = 9.2A, VDS = 0.8 x Raied BVDSS, Learns = 1 5mA (Elevers 14) Gate Champa is	-	10	30	L 1
Fail Time Total Gate Charge (Gate to Source + Gate to Drain) Gate to Source + Cate to Drain)	tr Og(TOT)	$V_{GS} = 10V$ , $I_D = 9.2A$ , $V_{DS} = 0.8 \times Rated BV_{DSS}$ , $I_{g(REF)} = 1.5mA$ (Figure 14) Gate Charge is Essentially independent of Operating	-	10	30	
Fall Time Total Gate Charge (Gate to Source + Gate to Drain) Gate to Source Charge		$ \begin{array}{l} V_{GS} = 10V, \ I_D = 0.2A, \ V_{DS} = 0.8 \ x \ \text{Ratad} \ \text{BV}_{DSS}, \\ I_{G(REF)} = 1.5 \text{mA} \ (Figure 14) \ \text{Gate} \ \text{Charge is} \\ \hline \text{Essentially independent of Operating} \\ \hline \text{Temperature} \end{array} $	-	10	30	
Fall Time Total Gate Charge (Gate to Source + Gate to Drain) Gate to Source Charge Gate to Drain "Miller" Charge	t <sub>f</sub> Фg(тот) Фgs Фgd	$ \begin{array}{l} V_{GS} = 10V, \ I_D = 0.2A, \ V_{DS} = 0.8 \ x \ \text{Rated} \ \text{BV}_{DSS}, \\ I_{G}(\text{REF}) = 1.5\text{mA} \ (\text{Figure 14}) \ \text{Gate} \ \text{Charge is} \\ \hline \text{Essentially independent of Operating} \\ \hline \text{Temperature} \\ \end{array} $	-	10 2.5 2.5	30 - -	
Fall Time Total Gate Charge (Gate to Source + Gate to Drain) Gate to Source Charge Gate to Drain "Miller" Charge Input Capacitance	tr Og(TOT) Ogs Ogd CISS	$\label{eq:VGS} \begin{array}{l} V_{GS} = 10V, \ I_D = 0.2A, \ V_{DS} = 0.8 \ x \ \text{Rated} \ \text{BV}_{DSS}, \\ I_{Q}(\text{REF}) = 1.5\text{mA} \ (\text{Figure 14}) \ \text{Gate} \ \text{Charge is} \\ \hline \text{Essentially independent of Operating} \\ \hline \text{Temperature} \\ \hline V_{DS} = 2\text{SV}, \ V_{GS} = 0V, \ 1 = 1\text{MHz} \\ \hline (\text{Figure 11}) \end{array}$	-	10 2.5 2.5 350	30	
Fall Time Total Gate Charge (Gate to Source + Gate to Drain) Gate to Source Charge Gate to Drain "Miller" Charge Input Capacitance Output Capacitance	tt Qg(TOT) Qgs Qgd CISS COSS	$\label{eq:VGS} \begin{split} V_{GS} &= 10V, \ ID = 9.2A, \ V_{DS} = 0.8 \ x \ \text{Rated} \ \text{BV}_{DSS}, \ I_{Q(\text{REF})} = 1.5 \ \text{mA} \ \text{(Figure 14)} \ \text{Gate} \ \text{Charge is} \\ \hline \text{Essentially independent of Operating} \\ \hline \text{Temperature} \\ V_{DS} &= 25V, \ V_{GS} = 0V, \ I = 1 \ \text{MHz} \ \text{(Figure 11)} \end{split}$	-	10 2.5 2.5 350 130	30	
Fall Time Fall Time Total Gate Charge (Gate to Source + Gate to Drain) Gate to Source Charge Gate to Drain "Miller" Charge Input Capacitance Output Capacitance Reverse Transfer Capacitance	tt Qg(TOT) Qgs Qgd CISS COSS CRSS	VGS = 10V, ID = 0.2A, VDS = 0.8 x Rated BVDSS, I <sub>g(REF)</sub> = 1.5mA (Figure 14) Gate Charge is Essentially independent of Operating Temperature VDS = 25V, V <sub>GS</sub> = 0V, 1 = 1MHz (Figure 11)	-	10 2.5 2.5 350 130 25	30 - - - -	
Fall Time Total Gate Charge (Gate to Source + Gate to Drain) Gate to Source Charge Gate to Drain "Miller" Charge Input Capacitance Output Capacitance Output Capacitance Reverse Transfer Capacitance Internal Drain Inductance	ty Qg(TOT) Qgs Qgd CISS COSS COSS CRSS LD	VGS = 10V, ID = 9.2A, VDS = 0.8 x Rated BVDSS, Ig(REF) = 1.5mA (Figure 14) Gate Charge is Essentially independent of Operating Temperature       VDS = 2SV, VGS = 0V, 1 = 1MHz (Figure 11)       Measured From the Contact Screw On Tab To Center of Die	-	10 25 25 350 130 25 35	30 - - - - -	
Fall Time Total Gate Charge (Gate to Source + Gate to Drain) Gate to Source + Gate to Drain) Gate to Drain "Miller" Charge Input Capacitance Output Capacitance Output Capacitance Neverse Transfer Capacitance Internal Drain Inductance	tr Og(TOT) Ogs Ogs CISS COSS COSS CRSS LD	VGS = 10V, ID = 0.2A, VDS = 0.8 x Rated BVDSS, IgREF) = 1.5mA (Figure 14) Gate Charge is Essentially independent of Operating Temperature VDS = 25V, VGS = 0V, I = 1MHz (Figure 11) Measured From the Contact Sorew On Tab To Center of Dis Measured From the Dmin Lead, 6irm (0.25m) From Package to Center of Dis	-	10 2.5 2.5 350 130 25 3.5 4.5	30	
Fall Time Total Gate Charge (Gate to Source + Gate to Drain) Gate to Source Charge Gate to Drain "Miller" Charge Input Capacitance Output Capacitance Reverse Transfer Capacitance Internal Drain Inductance	tr Qg(TOT) Qgs Qgd CISS COSS COSS COSS COSS LD	VGS = 10V, ID = 9.2A, VDS = 0.8 x Rated BVDSS, Ig(REF) = 1.5mA (Figure 14) Gate Charge is Essentially independent of Operating Temperature VDS = 2SV, VGS = 0V, 1 = 1MHz (Figure 11) Measured From the Contact Screw On Tab To Center of Dia Measured From the Dmin Lead, 6mm (0.25m) From Header to Source Bonding Pad	-	10 225 350 130 25 3.5 4.5 7.5		
Fall Time Total Gate Charge (Gate to Source + Gate to Drain) Gate to Source Charge Gate to Drain "Miller" Charge Input Capacitance Output Capacitance Output Capacitance Reverse Transfer Capacitance Internal Drain Inductance Internal Source Inductance Thermal Resistance Junction to Case	1; 0g(тот) 0gs 0gd 0gs 0gs 0gs 0gs 0gs 0gs 0gs 0gs	VGS = 10V, ID = 9.2A, VDS = 0.8 x Rated BVDSS. Ig(REF) = 1.5mA (Figure 14) Gate Charge is Essentially independent of Operating Temperature       VDS = 25V, VGS = 0V, I = 1MHz (Figure 11)       Measured From the Contact Screw On Tab To Center of Die Measured From the Dmin Lead, 6mm (0.25m) From Package to Center of Die Measured From the Source Lead, 6mm (0.25m) From Header to Source Bonding Pad     Modified MOSFET Symbol Showing the Inductances	-	10 25 25 350 130 25 35 45 75	30 - - - - - - - - - - - - - - - - - - -	









not intended to be an exhaustive	ist of all such tradema	rks Fairchlid Semiconductor o Tarks.	owns or is authorized to u	se and is
ACEx™ FAS Bottomless™ FAS CoolFET™ FRF GROSSVOLT™ Glob DenseTrench™ GTO DOME™ HSe EcoSPARK™ ISOO B°CMOS™ Little EnSigna™ Micn FACT™ Micn FACT DISCLAIMER FAIRCHILD SEMICONDUCTO NOTICE TO ANY PRODUCTS DOES NOTASSUME ANY LIA OR CIRCUIT DESCRIBED HE	T © Tr™ alOptoisolator™ m CTM CTM CANAR™ PETT™ oPak™ ROWIRE™ tse XR RESERVES THI HEREIN TO IMPR BILITYARISING O REIN, NEITHER D	OPTOLOGIC™ OPTOPLANAR™ PACMAN™ POP™ Power247™ Power247™ Power247™ Power247™ QGT QGT QGT QT Optoelectronics™ QUiet Series™ SILENT SWITCHER® E RIGHT TO MAKE CHANI OVE RELIABILITY, FUNCT F OF THE APPLICATION OES IT CONVEY ANY LIC	SMART START <sup>™</sup> Stealth <sup>™</sup> SuperSOT <sup>™</sup> -3 SuperSOT <sup>™</sup> -8 SuperSOT <sup>™</sup> -8 SyncFET <sup>™</sup> TinyLogic <sup>™</sup> TruTranslation <sup>™</sup> UHC <sup>™</sup> UHC <sup>™</sup> UHC <sup>™</sup> UHC <sup>™</sup> UHC <sup>™</sup> UHC <sup>™</sup> UHC <sup>™</sup> UHC <sup>™</sup> UHC <sup>™</sup> Ses WITHOUT FURTH ION OR DESIGN. FAIR OR USE OF ANY PRO ENSE UNDER ITS PAT	
RIGHTS, NOR THE RIGHTS (	OF OTHERS.			
FAIRCHILD'S PRODUCTS ARE N DEVICES OR SYSTEMS WITHOUT As used herein: 1. Life support devices or system systems which, (a) are intended it the body, or (b) support or sustal failure to perform when property with instructions for use provided reasonably expected to result in s user.	NOT AUTHORIZED F THE EXPRESS WRIT or surgical implant int in life, or (c) whose used in accordance used in accordance significant injury to th	OR USE AS CRITICAL COM TENAPPROVAL OF FAIRCHIL 2. A critical componer o support device or syst be reasonably exaconably exaconably support device or syst e effectiveness.	PONENTS IN LIFE SUPPI DSEMICONDUCTOR CORE and the second second second second second term whose failure to perfor term, or to affect its safety	ORT PORATIO Ife Ife can the life / or
PRODUCT STATUS DEFINITIONS				
Datasheet Identification	Product Status		Definition	
Advance Information	Formative or In Design	This datasheet conta product development any manner without a	ains the design specificati t. Specifications may chan notice.	ons for ige in
Prelminary	First Production	This datasheet conta supplementary data v Fairchild Semiconduc changes at any time design.	ains preliminary data, and will be published at a later ctor reserves the right to n without notice in order to	date. nake Improve
No identification Needed	Full Production	This datasheet conto Semiconductor resen any time without not	ains final specifications. Fi ves the right to make char ice in order to improve des	airchlid nges at sign.
Obsolete	Not In Production	This datasheet conta that has been discor The datasheet is priv	ains specifications on a pr titrued by Fairchild semico nited for reference informat	roduct onductor. tion only.

## **APPENDIX B**

		KSP2222A					
oneral	Durnose Transistor					)	
Collector-	Emitter Voltage: Voco= 40V				97		
Collector	Power Dissipation: P <sub>C</sub> (max)=625mW			_///			
Refer KSI	22222 for graphs			///			
			.11	/ τ	0-92		
			1. Emitt	er 2. Bas	e 3. Coll	ector	
PN E	pitaxial Silicon Tran	sistor					
	Manimum Dationar						
osolut	e maximum Ratings T <sub>a</sub> -	25°C unless otherwise noted					
Symbo	Par Par	rameter		Value		Units	
сво	Collector-Base Voltage			75	_	V	
CEO	Emitter-Base Voltage			40	_	V	
EBO	Collector Current		+	600		mA	
c	Collector Power Dissipation		625		_	mW	
	Junction Temperature		150			°C	
STG	Storage Temperature		-55 ~ 150			°C	
	-l Channataniatian						
ectric	al Characteristics T_=25%	: unless otherwise noted					
	-						
Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units	
Symbol V <sub>CBO</sub>	Parameter Collector-Base Breakdown Voltage	Test Condition	Min. 75	Тур.	Max.	Units V	
Symbol V <sub>CBO</sub> V <sub>CEO</sub>	Parameter Collector-Base Breakdown Voltage Collector Emitter Breakdown Voltag	Test Condition I <sub>C</sub> =10μA, I <sub>E</sub> =0 je I <sub>C</sub> =10mA, I <sub>B</sub> =0 I <sub>C</sub> =10μA, I <sub>B</sub> =0	Min. 75 40	Тур.	Max.	Units V V	
Symbol V <sub>CBO</sub> V <sub>CEO</sub> V <sub>EBO</sub>	Parameter Collector-Base Breakdown Voltage Collector Emitter Breakdown Voltage Emitter-Base Breakdown Voltage Collector Cut-off Current	Test Condition           I <sub>C</sub> =10µA, I <sub>E</sub> =0           IE         I <sub>C</sub> =10µA, I <sub>B</sub> =0           IE=10µA, I <sub>C</sub> =0           V <sub>C</sub> =0	Min. 75 40 6	Тур.	Max.	Units V V V	
Symbol V <sub>CBO</sub> V <sub>CEO</sub> V <sub>EBO</sub> BO	Parameter Collector-Base Breakdown Voltage Collector Emitter Breakdown Voltag Emitter-Base Breakdown Voltage Collector Cut-off Current Emitter Cut-off Current	Test Condition           I <sub>C</sub> =10µA, I <sub>E</sub> =0           I <sub>C</sub> =10µA, I <sub>B</sub> =0           I <sub>E</sub> =10µA, I <sub>C</sub> =0           V <sub>CB</sub> =60V, I <sub>E</sub> =0           V <sub>ER</sub> =3V, I <sub>R</sub> =0	Min. 75 40 6	Тур.	Max.	Units V V ν μΑ nA	
Symbol           V <sub>CBO</sub> V <sub>CEO</sub> V <sub>EBO</sub> :80           :80           FE	Parameter Collector-Base Breakdown Voltage Collector Emitter Breakdown Voltage Emitter-Base Breakdown Voltage Collector Cut-off Current Emitter Cut-off Current DC Current Gain	Test Condition           I <sub>C</sub> =10µA, I <sub>E</sub> =0           I <sub>C</sub> =10µA, I <sub>B</sub> =0           I <sub>E</sub> =10µA, I <sub>C</sub> =0           V <sub>CB</sub> =60V, I <sub>E</sub> =0           V <sub>EB</sub> =3V, I <sub>C</sub> =0           I <sub>C</sub> =0.1mA, V <sub>CE</sub> =10V	Min. 75 40 6 35	Тур.	Max.	Units V V V μΑ nA	
Symbol V <sub>CBO</sub> V <sub>CEO</sub> V <sub>EBO</sub> :BO :BO FE	Parameter Collector-Base Breakdown Voltage Collector Emitter Breakdown Voltage Emitter-Base Breakdown Voltage Collector Cut-off Current Emitter Cut-off Current DC Current Gain	Test Condition           I <sub>C</sub> =10µA, I <sub>E</sub> =0           I <sub>C</sub> =10µA, I <sub>B</sub> =0           I <sub>E</sub> =10µA, I <sub>C</sub> =0           V <sub>CB</sub> =60V, I <sub>E</sub> =0           V <sub>EB</sub> =3V, I <sub>C</sub> =0           I <sub>C</sub> =0.1mA, V <sub>CE</sub> =10V           V <sub>CE</sub> =10V, I <sub>C</sub> =1mA	Min. 75 40 6 35 50	Тур.	Max.	Units V V ν μΑ nA	
Symbol           V <sub>CBO</sub> V <sub>CEO</sub> V <sub>EBO</sub> ::BO           ::BO           ::BO	Parameter Collector-Base Breakdown Voltage Collector Emitter Breakdown Voltage Emitter-Base Breakdown Voltage Collector Cut-off Current Emitter Cut-off Current DC Current Gain	Test Condition           I <sub>C</sub> =10µA, I <sub>E</sub> =0           I <sub>C</sub> =10µA, I <sub>B</sub> =0           I <sub>E</sub> =10µA, I <sub>C</sub> =0           V <sub>CB</sub> =60V, I <sub>E</sub> =0           V <sub>CB</sub> =3V, I <sub>C</sub> =0           I <sub>C</sub> =10HA, V <sub>CE</sub> =10V           V <sub>CE</sub> =10V, I <sub>C</sub> =10HA           V <sub>CE</sub> =10V, I <sub>C</sub> =10HA           V <sub>CE</sub> =10V, I <sub>C</sub> =15HMA	Min. 75 40 6 35 50 75 100	Тур.	Max.	Units V V V µA nA	
Symbol           VCBO           VCEO           VEBO           BO           FE	Parameter Collector-Base Breakdown Voltage Collector Emitter Breakdown Voltage Emitter-Base Breakdown Voltage Collector Cut-off Current Emitter Cut-off Current DC Current Gain	Test Condition           I <sub>C</sub> =10µA, I <sub>E</sub> =0           I <sub>C</sub> =10µA, I <sub>C</sub> =0           I <sub>E</sub> =10µA, I <sub>C</sub> =0           V <sub>CE</sub> =60V, I <sub>E</sub> =0           V <sub>CE</sub> =3V, I <sub>C</sub> =0           I <sub>C</sub> =0.1mA, V <sub>CE</sub> =10V           V <sub>CE</sub> =10V, I <sub>C</sub> =10mA           V <sub>CE</sub> =10V, I <sub>C</sub> =150mA           V <sub>CE</sub> =10V, 'I <sub>C</sub> =550mA	Min. 75 40 6 35 50 75 100 40	Тур.	Max. 0.01 10 300	Units V V uA nA	
Symbol V <sub>CBO</sub> VCEO VEBO BO BO FE	Parameter Collector-Base Breakdown Voltage Collector Emitter Breakdown Voltage Collector Cut-off Current Emitter Cut-off Current DC Current Gain * Collector-Emitter Saturation Volta	Test Condition           I <sub>C</sub> =10µA, I <sub>E</sub> =0           I <sub>C</sub> =10µA, I <sub>C</sub> =0           I <sub>E</sub> =10µA, I <sub>C</sub> =0           V <sub>CB</sub> =60V, I <sub>E</sub> =0           V <sub>CE</sub> =3V, I <sub>C</sub> =0           I <sub>C</sub> =0.1mA, V <sub>CE</sub> =10V           V <sub>CE</sub> =10V, I <sub>C</sub> =10mA           V <sub>CE</sub> =10V, I <sub>C</sub> =150mA           V <sub>CE</sub> =10V, 'I <sub>C</sub> =500mA           ge           I <sub>C</sub> =150mA, I <sub>B</sub> =15mA	Min. 75 40 6 35 50 75 100 40	Тур.	Max. 0.01 10 300 0.3	Units V V μA nA V	
Symbol V <sub>CBO</sub> V <sub>CEO</sub> 80 80 80 FE CE (sat)	Parameter Collector-Base Breakdown Voltage Collector Emitter Breakdown Voltage Collector Cut-off Current Emitter Cut-off Current Emitter Cut-off Current DC Current Gain	Test Condition           I <sub>C</sub> =10µA, I <sub>E</sub> =0           I <sub>C</sub> =10µA, I <sub>C</sub> =0           I <sub>E</sub> =10µA, I <sub>C</sub> =0           V <sub>CB</sub> =60V, I <sub>E</sub> =0           V <sub>CE</sub> =3V, I <sub>C</sub> =0           I <sub>C</sub> =0.1mA, V <sub>CE</sub> =10V           V <sub>CE</sub> =10V, I <sub>C</sub> =10mA           V <sub>CE</sub> =10V, I <sub>C</sub> =150mA           V <sub>CE</sub> =10V, 'I <sub>C</sub> =150mA           V <sub>CE</sub> =10V, 'I <sub>C</sub> =500mA           ge           I <sub>C</sub> =150mA, I <sub>B</sub> =15mA           I <sub>C</sub> =500mA, I <sub>B</sub> =50mA	Min. 75 40 6 35 50 75 100 40	Тур.	Max. 0.01 10 300 0.3 1	Units V V μA nA V V V	
Symbol V <sub>CBO</sub> V <u>CEO</u> SBO BO FE CE (Sat) BE (Sat)	Parameter Collector-Base Breakdown Voltage Collector Emitter Breakdown Voltage Collector Emitter Breakdown Voltage Collector Cut-off Current Emitter Cut-off Current DC Current Gain * Collector-Emitter Saturation Voltage	Test Condition           I <sub>C</sub> =10µA, I <sub>E</sub> =0           I <sub>C</sub> =10µA, I <sub>C</sub> =0           I <sub>E</sub> =10µA, I <sub>C</sub> =0           V <sub>CB</sub> =60V, I <sub>E</sub> =0           V <sub>CE</sub> =10V, I <sub>C</sub> =10V           V <sub>CE</sub> =10V, I <sub>C</sub> =10N           V <sub>CE</sub> =10V, I <sub>C</sub> =10MA           V <sub>CE</sub> =10V, I <sub>C</sub> =150mA           V <sub>CE</sub> =10V, I <sub>C</sub> =150mA           V <sub>CE</sub> =10V, I <sub>C</sub> =150mA           I <sub>C</sub> =500mA, I <sub>B</sub> =15mA           I <sub>C</sub> =150mA, I <sub>B</sub> =15mA           I <sub>C</sub> =150mA, I <sub>B</sub> =15mA           I <sub>C</sub> =500mA, I <sub>B</sub> =15mA	Min. 75 40 6 35 50 75 100 40	Тур. 0.6	Max. 0.01 10 300 0.3 1 1.2 2	Units V V μA nA V V V V V V	
Symbol V <sub>CBO</sub> V <u>CEO</u> V <u>EBO</u> BO FE CE (sat) BE (sat)	Parameter Collector-Base Breakdown Voltage Collector Emitter Breakdown Voltage Emitter-Base Breakdown Voltage Collector Cut-off Current Emitter Cut-off Current DC Current Gain * Collector-Emitter Saturation Volta * Base-Emitter Saturation Voltage Current Gain Bandwidth Product	Test Condition           I <sub>C</sub> =10µA, I <sub>E</sub> =0           I <sub>C</sub> =10µA, I <sub>C</sub> =0           I <sub>E</sub> =10µA, I <sub>C</sub> =0           V <sub>CB</sub> =3V, I <sub>C</sub> =0           V <sub>CE</sub> =10V, I <sub>C</sub> =10V           V <sub>CE</sub> =10V, I <sub>C</sub> =10N           V <sub>CE</sub> =10V, I <sub>C</sub> =10MA           V <sub>CE</sub> =10V, I <sub>C</sub> =150mA           V <sub>CE</sub> =10V, I <sub>C</sub> =150mA           V <sub>CE</sub> =10V, I <sub>C</sub> =150mA           I <sub>C</sub> =500mA, I <sub>B</sub> =15mA           I <sub>C</sub> =500mA, I <sub>B</sub> =50mA           I <sub>C</sub> =500mA, I <sub>B</sub> =50mA           I <sub>C</sub> =500mA, I <sub>B</sub> =50mA	Min. 75 40 6 35 50 75 100 40	Тур.	Max. 0.01 10 300 0.3 1 1.2 2	Units V V V μA nA V V V V V V V V V V	
Symbol V <sub>CBO</sub> V <u>VED</u> BO BO FE CE (sat) BE (sat)	Parameter Collector-Base Breakdown Voltage Collector Emitter Breakdown Voltage Emitter-Base Breakdown Voltage Collector Cut-off Current Emitter Cut-off Current DC Current Gain * Collector-Emitter Saturation Voltage Current Gain Bandwidth Product	Test Condition           I <sub>C</sub> =10µA, I <sub>E</sub> =0           I <sub>C</sub> =10µA, I <sub>C</sub> =0           I <sub>E</sub> =10µA, I <sub>C</sub> =0           V <sub>CB</sub> =3V, I <sub>C</sub> =0           V <sub>CE</sub> =10V, I <sub>C</sub> =10V           V <sub>CE</sub> =10V, I <sub>C</sub> =10N           V <sub>CE</sub> =10V, I <sub>C</sub> =10MA           V <sub>CE</sub> =10V, I <sub>C</sub> =150mA           V <sub>CE</sub> =10V, I <sub>C</sub> =150mA           V <sub>CE</sub> =10V, I <sub>C</sub> =150mA           I <sub>C</sub> =500mA, I <sub>B</sub> =15mA           I <sub>C</sub> =500mA, I <sub>B</sub> =15mA           I <sub>C</sub> =500mA, I <sub>B</sub> =50mA           V <sub>CE</sub> =20V, I <sub>C</sub> =20mA, I <sub>C</sub> =20mA           I=100MHz	Min. 75 40 6 35 50 75 100 40 300	Тур.	Max. 0.01 10 300 0.3 1 1.2 2	Units         V           V         V           μA         nA           V         V           V         V           MHz         MHz	
Symbol V <sub>CBO</sub> V <u>VED</u> BO BO FE CE (Sat) BE (Sat)	Parameter Collector-Base Breakdown Voltage Collector Emitter Breakdown Voltage Emitter-Base Breakdown Voltage Collector Cut-off Current Emitter Cut-off Current DC Current Gain * Collector-Emitter Saturation Voltage Current Gain Bandwidth Product Output Capacitance	Test Condition           I <sub>C</sub> =10µA, I <sub>E</sub> =0           I <sub>C</sub> =10µA, I <sub>C</sub> =0           V <sub>CB</sub> =60V, I <sub>E</sub> =0           V <sub>CE</sub> =3V, I <sub>C</sub> =0           V <sub>CE</sub> =10V, I <sub>C</sub> =10V           V <sub>CE</sub> =10V, I <sub>C</sub> =10N           V <sub>CE</sub> =10V, I <sub>C</sub> =10MA           V <sub>CE</sub> =10V, I <sub>C</sub> =150mA           V <sub>CE</sub> =10V, I <sub>C</sub> =00MA           I <sub>C</sub> =150mA, I <sub>B</sub> =15mA           I <sub>C</sub> =500mA, I <sub>B</sub> =50mA           I <sub>C</sub> =20V, I <sub>C</sub> =20MA           Y <sub>CE</sub> =20V, I <sub>C</sub> =20MA           Y <sub>CB</sub> =10V, I <sub>E</sub> =0, 1=1MHz	Min. 75 40 6 35 50 75 100 40 300	Тур.	Max. 0.01 10 300 0.3 1 1.2 2 8	Units           V           V           μA           nA           V           V           W           MHz           pF	
Symbol VCBO VCEO VEBO :BO :BO :BO :CE (sat) BE (sat) : : : :	Parameter Collector-Base Breakdown Voltage Collector Emitter Breakdown Voltage Emitter-Base Breakdown Voltage Collector Cut-off Current Emitter Cut-off Current DC Current Gain * Collector-Emitter Saturation Voltage Current Gain Bandwidth Product Output Capacitance Turn On Time	Test Condition           I <sub>C</sub> =10µA, I <sub>E</sub> =0           I <sub>C</sub> =10µA, I <sub>C</sub> =0           V <sub>CB</sub> =60V, I <sub>E</sub> =0           V <sub>CE</sub> =3V, I <sub>C</sub> =0           V <sub>CE</sub> =10V, I <sub>C</sub> =10V           V <sub>CE</sub> =10V, I <sub>C</sub> =10M           V <sub>CE</sub> =10V, I <sub>C</sub> =10MA           V <sub>CE</sub> =10V, I <sub>C</sub> =150mA           V <sub>CE</sub> =10V, I <sub>C</sub> =150mA           V <sub>CE</sub> =10V, I <sub>C</sub> =150mA           I <sub>C</sub> =500mA, I <sub>B</sub> =15mA           I <sub>C</sub> =500mA, I <sub>B</sub> =15mA           I <sub>C</sub> =500mA, I <sub>B</sub> =50mA           V <sub>CE</sub> =20V, I <sub>C</sub> =20MA           T=100MHz           V <sub>CE</sub> =10V, I <sub>E</sub> =0, 1=1MHz           V <sub>CC</sub> =30V, I <sub>C</sub> =150mA	Min. 75 40 6 35 50 75 100 40 300	Тур.	Max. 0.01 10 300 0.3 1 1.2 2 8 35	Units           V           V           μA           nA           V           V           WHz           pF           ns	
Symbol VCBO VCEO VEBO BBO FE CE (Sat) BE (Sat)	Parameter Collector-Base Breakdown Voltage Collector Emitter Breakdown Voltage Emitter-Base Breakdown Voltage Collector Cut-off Current Emitter Cut-off Current DC Current Gain * Collector-Emitter Saturation Volta * Base-Emitter Saturation Voltage Current Gain Bandwidth Product Output Capacitance Turn On Time	Test Condition           I <sub>C</sub> =10µA, I <sub>E</sub> =0           IE         IC=10µA, I <sub>E</sub> =0           IE         IIC=10µA, I <sub>C</sub> =0           V <sub>CB</sub> =60V, I <sub>E</sub> =0         V <sub>CB</sub> =60V, I <sub>E</sub> =0           V <sub>CE</sub> =10V, I <sub>C</sub> =0         V <sub>CE</sub> =10V, I <sub>C</sub> =10V           V <sub>CE</sub> =10V, I <sub>C</sub> =10MA         V <sub>CE</sub> =10V, I <sub>C</sub> =10MA           V <sub>CE</sub> =10V, I <sub>C</sub> =10MA         V <sub>CE</sub> =10V, I <sub>C</sub> =500MA           ge         I <sub>C</sub> =150mA, I <sub>B</sub> =15mA           I <sub>C</sub> =500mA, I <sub>B</sub> =50mA         I <sub>C</sub> =500mA, I <sub>B</sub> =50mA           V <sub>CE</sub> =20V, I <sub>C</sub> =20MA         I_100MHz           V <sub>CE</sub> =10V, I <sub>E</sub> =0, 1=1MHz         V <sub>CC</sub> =30V, I <sub>C</sub> =150mA           V <sub>CE</sub> =10V, I <sub>E</sub> =0, 1=10MA         I <sub>B1</sub> =15mA, V <sub>BE</sub> (off)=0.5V	Min. 75 40 6 35 50 75 100 40 300	Тур.	Max. 0.01 10 300 0.3 1 1.2 2 8 35	Units           V           V           μA           nA           V           V           WHz           pF           ns	
Symbol V_CBO VCEO VEBO BO BO FE CE (Sat) BE (Sat) N N	Parameter Collector-Base Breakdown Voltage Collector Emitter Breakdown Voltage Collector Cut-off Current Emitter Cut-off Current DC Current Gain * Collector-Emitter Saturation Volta * Base-Emitter Saturation Voltage Current Gain Bandwidth Product Output Capacitance Turn Off Time	Test Condition           I <sub>C</sub> =10µA, I <sub>E</sub> =0           JE         I <sub>C</sub> =10µA, I <sub>C</sub> =0           V <sub>CB</sub> =60V, I <sub>E</sub> =0           V <sub>CB</sub> =73V, I <sub>C</sub> =0           V <sub>CE</sub> =10V, I <sub>C</sub> =10V           V <sub>CE</sub> =10V, I <sub>C</sub> =10M           V <sub>CE</sub> =10V, I <sub>C</sub> =10MA           V <sub>CE</sub> =10V, I <sub>C</sub> =150mA           V <sub>CE</sub> =10V, I <sub>C</sub> =150mA           I <sub>C</sub> =500mA, I <sub>B</sub> =15mA           I <sub>C</sub> =500mA, I <sub>B</sub> =50mA           I <sub>C</sub> =20V, I <sub>C</sub> =20mA           I <sub>C</sub> =100HA, I <sub>B</sub> =15mA           I <sub>C</sub> =500mA, I <sub>B</sub> =50mA           V <sub>CE</sub> =20V, I <sub>C</sub> =20mA           I <sub>C</sub> =100HA           V <sub>CE</sub> =10V, I <sub>C</sub> =00A           I <sub>C</sub> =500mA, I <sub>B</sub> =50mA           V <sub>CE</sub> =20V, I <sub>C</sub> =20mA           I <sub>C</sub> =100HA           V <sub>CE</sub> =10V, I <sub>E</sub> =0, 1=1MHZ           V <sub>CC</sub> =30V, I <sub>C</sub> =150mA           I <sub>B1</sub> =15mA, V <sub>BE</sub> (off)=0.5V           V <sub>CC</sub> =30V, I <sub>C</sub> =150mA           I <sub>B1</sub> =15mA           I <sub>B1</sub> =15mA	Min. 75 40 6 35 50 75 100 40 300	0.6	Max. 0.01 10 300 0.3 1 1.2 2 8 35 285	Units           V           V           μA           nA           V           V           WHz           pF           ns	
Symbol V <sub>CBO</sub> V <sub>CEO</sub> V <sub>EBO</sub> BO FE CE (Sat) BE (Sat) SBE (Sat) SFF F	Parameter Collector-Base Breakdown Voltage Collector Emitter Breakdown Voltage Emitter-Base Breakdown Voltage Collector Cut-off Current Emitter Cut-off Current DC Current Gain * Collector-Emitter Saturation Volta * Base-Emitter Saturation Voltage Current Gain Bandwidth Product Output Capacitance Turn On Time Turn Off Time Noise Floure	Test Condition           I <sub>C</sub> =10µA, I <sub>E</sub> =0           IE         IE=10µA, I <sub>C</sub> =0           V <sub>CB</sub> =60V, I <sub>E</sub> =0           V <sub>CB</sub> =70V, I <sub>C</sub> =0           V <sub>CE</sub> =10V, I <sub>C</sub> =10V           V <sub>CE</sub> =10V, I <sub>C</sub> =10NA           V <sub>CE</sub> =10V, I <sub>C</sub> =10MA           V <sub>CE</sub> =10V, I <sub>C</sub> =20MA           I <sub>C</sub> =150MA, I <sub>B</sub> =15MA           I <sub>C</sub> =500MA, I <sub>B</sub> =50MA           V <sub>CE</sub> =20V, I <sub>C</sub> =20MA           T=100MHz           V <sub>CC</sub> =30V, I <sub>C</sub> =150MA           I <sub>B</sub> =15mA, V <sub>BE</sub> (off)=0.5V           V <sub>CC</sub> =30V, I <sub>C</sub> =150MA           I <sub>B</sub> =15mA           I <sub>B</sub> =15mA           I <sub>B</sub> =15mA           I <sub>B</sub> =15mA	Min. 75 40 6 35 50 75 100 40 300	0.6	Max. 0.01 10 300 0.3 1 1.2 2 8 35 285 4	Units           V           V           μA           nA           V           V           V           MHz           pF           ns           dB	



62001 Fairchild Semiconductor Corporation

Rev. A1, June 2001

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not Intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DenseTrench™ **DOME™** EcoSPARK™ E<sup>2</sup>CMOS™ EnSigna™ **FACT™** 

FACT Quiet Series™

FAST<sup>®</sup> FASTr™ **FRFET™** GlobalOptoisolator™ GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MICROWIRE™ **OPTOLOGIC™** 

**OPTOPLANAR™** PACMAN™ POPTM Power247™ PowerTrench<sup>®</sup> **OFET™** QS™ QT Optoelectronics™ Quiet Series™ SLIENT SWITCHER® SMART START™

STAR\*POWER™ Stealth™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SyncFET™ TruTranslation™ TinyLogic™ UHC™ UltraFET<sup>®</sup> VCX™

STAR\*POWER is used under license

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

1. Life support devices or systems are devices or systems 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet identification	Product Status	Definition
Advance Information	Formative or in Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

62001 Fairchild Semiconductor Corporation

Rev. HO



**APPENDIX D** 


# 1N4728A Thru 1N4761A

# WEITRON

### Maximum Ratings and Electrical Characteristics (TA=25°C Unless Otherwise Noted)

Parameter	Symbol	Value	Unit
Power dissipation TA < 50°C	Pv	1.0	w
Z-current	lz	P <sub>V</sub> /V <sub>Z</sub>	mA
Junction ambient I=9.5mm(3/8") TL=constant	R <sub>eja</sub>	100	K/W
Junction temperature	тј	200	°C
Storage temperature range	T <sub>stg</sub>	-65+175	۰C

#### **Electrical Characteristics**

Parameter		Symbol	Min	Тур	Max	Unit
Forward voltage	I <sub>F</sub> =200mA	V <sub>F</sub>	-	-	1.2	v

WEITRON http://www.weitron.com.tw

17-Jan-07

## 1N4728A Thru 1N4761A

# WEITRON

Type	V <sub>Znom</sub> <sup>1)</sup>	l <sub>zt</sub> f	or r <sub>zjr</sub>	r <sub>zjk</sub> at	I <sub>ZK</sub>	l <sub>R</sub> a	t V <sub>R</sub>
1995	v	mA	Ω	Ω	mA	μA	V
1N4728A	3.3	76	<10	<400	1	<100	1
1N4729A	3.6	69	<10	<400	1	<100	1
1N4730A	3.9	64	<₽	<400	1	<50	1
1N4731A	4.3	58	<₽	<400	1	<10	1
1N4732A	4.7	53	<8	<500	1	<10	1
1N4733A	5.1	49	<7	<550	1	<10	1
1N4734A	5.6	45	<	<600	1	<10	2
1N4735A	6.2	41	<2	<700	1	<10	3
1N4736A	6.8	37	<3.5	<700	1	<10	4
1N4737A	7.5	34	<4.0	<700	0.5	<10	5
1N4738A	8.2	31	<4.5	<700	0.5	<10	6
1N4739A	9.1	28	<5.0	<700	0.5	<10	7
1N4740A	10	25	<7	<700	0.25	<10	7.6
1N4741A	11	23	<8	<700	0.25	<5	8.4
1N4742A	12	21	<9	<700	0.25	<5	9.1
1N4743A	13	19	<10	<700	0.25	<5	9.9
1N4744A	15	17	<14	<700	0.25	<5	11.4
1N4745A	16	15.5	<16	<700	0.25	<5	12.2
1N4746A	18	14	<20	<750	0.25	<5	13.7
1N4747A	20	12.5	<22	<750	0.25	<5	15.2
1N4748A	22	11.5	<23	<750	0.25	<5	16.7
1N4749A	24	10.5	<25	<750	0.25	<5	18.2
1N4750A	27	9.5	<35	<750	0.25	<5	20.6
1N4751A	30	8.5	<40	<1000	0.25	<5	22.8
1N4752A	33	7.5	<45	<1000	0.25	<5	25.1
1N4753A	36	7.0	<50	<1000	0.25	<5	27.4
1N4754A	39	6.5	<60	<1000	0.25	<5	29.7
1N4755A	43	6.0	<70	<1500	0.25	<5	32.7
1N4756A	47	5.5	<80	<1500	0.25	<5	35.8
1N4757A	51	5.0	<95	<1500	0.25	<5	38.8
1N4758A	56	4.5	<110	<2000	0.25	<5	42.6
1N4759A	62	4.0	<125	<2000	0.25	<5	47.1
1N4760A	68	3.7	<150	<2000	0.25	<5	51.7
1N4761A	75	3.3	<175	<2000	0.25	<5	56
9.5mm(3/8'	') from the di	ode body.					
WEITRON	n fw			3/3			17-Jan