

Five-Level Diode-Clamped Inverter With Three-Level Boost Converter

Rosmadi Abdullah, *Member, IEEE*, Nasrudin Abd. Rahim, *Senior Member, IEEE*, Siti Rohani Sheikh Raihan, *Member, IEEE*, and Abu Zaharin Ahmad, *Member, IEEE*

Abstract—This paper proposes an active front-end solution to balance the dc-link capacitor voltage of the five-level diode-clamped inverter. Capacitor voltage balancing is performed by a three-level boost converter connected to the two inner capacitors of a five-level diode-clamped inverter and additional balancing circuits at the other two outer capacitors. The proposed configuration is tested through simulation and experiment for various load power factor conditions at a high modulation index. The result demonstrates the reliability of the proposed configuration to balance the dc-link capacitor voltage at the desired level.

Index Terms—DC-link capacitor voltage balancing, diode-clamped, multilevel inverter, three-level boost converter (TLBC).

I. INTRODUCTION

THREE highly popular voltage-source multilevel inverters can be divided into three categories according to their topology: neutral point clamped, flying capacitor, and cascade H-bridge [1]–[3], [40], [41]. Studies on three-, four-, five- and six-level diode-clamped inverters for such use like static VAR compensators, high voltage grid interconnections, and variable speed motor drives have been considered [4]–[16]. It has long been recognized that, for the diode-clamped inverter with more than three levels, a passive front-end capacitor voltage balancing method is only achievable if the modulation index is limited to about 60% of its maximum value for loads with a typical 0.8 power factor [17]–[20]. If the modulation index is increased more than this value, the center capacitors gradually discharge, and finally, the inverter output converges at three levels [21]. To overcome this limitation, a multilevel inverter can be supplied by isolated dc sources [16], [22] such as external circuit as the active front-end solution of dc-link capacitor balancing [17], [21], [23]–[26], using balancing circuit by transferring charge from one capacitor to another capacitor to equilibrium level [11], [12], [27] or the modification of the pulsewidth

Manuscript received August 19, 2013; revised November 4, 2013; accepted November 29, 2013. Date of publication January 2, 2014; date of current version May 2, 2014.

R. Abdullah is with the Department of Electrical Engineering, University of Malaya, Kuala Lumpur 50603, Malaysia, and also with the Faculty of Electrical and Electronics Engineering, Universiti Malaysia Pahang, Pahang 26300, Malaysia (e-mail: rosmadi@ump.edu.my).

N. A. Rahim and S. R. Sheikh Raihan are with the University of Malaya Power Energy Dedicated Centre (UMPEDAC), University of Malaya, Kuala Lumpur 59990, Malaysia (e-mail: nasrudin@um.edu.my; srohani_sr@um.edu.my).

A. Z. Ahmad is with the Faculty of Electrical and Electronics Engineering, Universiti Malaysia Pahang, Pahang 26600, Malaysia (e-mail: zaharin@ump.edu.my).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TIE.2013.2297315




Fig. 1. Connection of $n - 1$ series-connected PVAs to the grid (or ac load) through an n -level three-phase diode-clamped inverter.

modulation (PWM) switching pattern [9], [10], [13]–[15], [18], [28]–[32].

Many authors proposed PWM strategies for capacitor voltage balancing to avoid extra cost when using active front-end or balancing circuit. This method is found to have limitation on the range of operation with the changing of the power factor and modulation index [19], [20], [29]. Once a PWM strategy is employed for dc-link capacitor voltage balancing, solving problems such as total harmonic distortion, common-mode voltage cancellation, and leakage current elimination with the same strategy is not feasible. It has been pointed out in the introduction of [33] that capacitor voltage balancing and common-mode voltage cancellation cannot be achieved concurrently in a multilevel inverter.

In photovoltaic (PV) power systems, a conventional two-level inverter is supplied by the series connection of PV arrays (PVAs). Partial shading, dust, and disparity in panel aging (yellowing) cause differences in the $V - I$ characteristic of the PV string. The differences result to the rise of several local maximum power points in the string $P - V$ curve that leads to the reduction of the power generated from its potential maximum [15], [28]. It is more practical to install PV with fewer series connections and more on parallel connection [34]. Some authors proposed a substitution of the conventional two-level inverter by a multilevel inverter [28], [35]–[38]. The series of independently controlled PVAs placed parallel to every dc-link capacitor is shown in Fig. 1. By using this configuration, the n -level inverter will need $n - 1$ sets of PVAs.

In this paper, a three-level boost converter (TLBC) is used to supply a five-level diode-clamped inverter as shown in Fig. 2.




Fig. 2. Proposed three-level (TL) boost chopper and balancer circuit for C1 and C4.




Fig. 3. Switching signal and inductance current waves of boost TL chopper.

In energy conversion system, a boost chopper is often used due to its simple topology and control method [23]–[25], [39]. The TLBC has advantages in high power applications such as reduced switching losses and reduced reverse recovery losses of the diode [23]. With reduced inductor current ripple in TLBC, a smaller size inductor can be used in TLBC compared to the conventional boost converter [26].

DC-link capacitor voltage balancing is performed using a combination of active front-end and balancing circuits. TLBC is used to balance the two inner capacitors, C1 and C2, and another balancing circuit is used to balance the outer capacitors, C1 and C4, by transferring the charge from the inner capacitors to the outer capacitors. All control functions for TLBC, balancing circuits, and the five-level inverter are implemented fully in software with a Texas Instruments TMS320F28335 digital signal controller (DSC). Laboratory experiment results are obtained from a 1.1-kW prototype. The proposed configuration is suitable for a grid-connected PV system which operates in unidirectional power flow. The prototype is tested for various load power factor conditions to evaluate its performance at a high modulation index.

II. INNER CAPACITOR BALANCING WITH TLBC

The circuit diagram of TLBC is shown in Fig. 2. The switches S1 and S2 are turned on and off alternately. Fig. 3






Fig. 4. Inner capacitor balancing using boost TL chopper.

shows the switching signal waveforms and inductor current i_{Ls} for duty ratios ($D < 0.5$). From t_0 to t_1 , S1 is on, and S2 is off; moreover, the inductance current flows in the circuit marked with thick solid lines in Fig. 4(a). The energy is stored in the inductance, capacitor C3 is charged, and V_{C3} gradually rises. From t_1 to t_2 and t_3 to t_4 , S1 and S2 are off, and current flow is marked in Fig. 4(b). The energy stored in the inductance is transferred to C2 and C3. From t_2 to t_3 , S1 is off, and S2 is on. The inductance current flows in the circuit marked in Fig. 4(c). The energy is stored in inductance, capacitor C2 is charged, and V_{C2} gradually rises.




Fig. 5. Control diagram of the boost TL chopper.

Capacitors C2 and C3 can be charged differently to the desired voltage level by controlling the duty ratios D . Increasing the time duration from t_0 to t_1 will increase the voltage at capacitor C3, and increasing the time duration from t_2 to t_3 will increase the voltage at capacitor C2.

TLBC can be operated in five different algorithms [26]. In this paper, only one algorithm where the time switching of S1 and that of S2 do not overlapped each other is used.

The boost feature of the TLBC can be written as

$$V_o = V_{C2} + V_{C3} = \frac{2V_s}{(2 - D)} \quad (1)$$

where D is the duty ratio of this algorithm ($2t_1/T$). D is varied from 0 to 1.

The current ripple for the conventional boost inverter can be written as

$$\Delta I = V_s D T_{sw} / L_s \quad (2)$$

where T_{sw} is the switching frequency of the conventional boost converter.

The current ripple for TLBC operation is

$$\Delta I = \frac{V_o(1 - V_s/V_o)(2V_s/V_o - 1)}{2L_s f_{sw}} \quad (3)$$

where f_{sw} is the switching frequency of the conventional boost converter.

From (2) and (3), it shows that the current ripple of TLBC is half of the ripple produced by the conventional boost converter. It suggests that an inductor of smaller size can be used in the TLBC.

To ensure the equal voltage of capacitors C2 and C3, a voltage balancing controller for TLBC, shown in Fig. 5, is used. The duty ratio of the boost switches S1 and S2 is controlled by using a proportional-integral-derivative (PID) controller where V_{ref} is the desired dc voltage at C2 and C3. The PID controller for voltage regulation is designed to have a proportional gain (K_p) of 20, an integral gain (K_i) of 0.003, and a derivative gain (K_d) of 10.

Normally, by using a passive method [11], [12], the dc source is connected between outer capacitors C1 and C4 as shown in Fig. 2, which is four times the individual capacitor voltage level. More series strings of PV panels need to be used to provide higher voltage which is impractical in PV installation [34]. The




Fig. 6. Outer capacitor balancing circuit.




Fig. 7. Balancing circuit control diagram.




Fig. 8. DC-link capacitor voltage balancing using PID controller.

proposed configuration requires lower voltage level as shown in Fig. 4, where the outer capacitors are not supplied directly from the TLBC. This method is more practical since only one set of PVAs with fewer series-connected PV panels is used.




Fig. 9. Simulation results. High resistive load (power factor (PF) = 0.999). (a) DC-link voltage and inductor current. (b) Inverter output phase voltage, line-line output voltage, and output line current.

III. OUTER CAPACITOR BALANCING

Outer capacitors C1 and C4 are controlled by using the balancing circuit shown in Fig. 6. The voltage at C1, V_{C1} , is charged to the voltage level equal to V_{C2} , and the voltage at C4, V_{C4} , is charged to the voltage level equal to V_{C3} by adjusting the duty ratio of S3 and S4, respectively. Fig. 7 shows the PID controllers used to balance the upper capacitor C1 and lower capacitor C4.

The controller is designed with the value $K_p = 10$, $K_i = 0.001$, and $K_d = 10$. Increasing the duty ratio of S3 and S4 will reduce the charging time of V_{C1} and V_{C4} , respectively. However, if the duty ratio is too high, the middle capacitors C2 and C3 will overdischarge and reduce the voltage at these capacitors. To solve this problem, the controller in Fig. 7 must operate at a slower rate than the TLBC controller shown in Fig. 5. Fig. 8 shows the simulation result performance of both the PID controllers balancing all four dc-link capacitors.

During steady state, the upper inductor and lower inductor currents flow continuously ($IL_u(t) > 0$ and $IL_d(t) > 0$). Therefore, the time integral of the inductor voltage over one time period must be zero

$$V_{C2}t_{3on} + V_{C1}t_{3off} = 0. \quad (4)$$

If V_{C2} and V_{C1} are equal in magnitude, the steady-state duty cycle of switch S3 will be 0.5. The duty cycle for switch S4 will also be 0.5 if V_{C3} is equal to V_{C4} .

IV. SIMULATION RESULTS

The proposed configuration has been simulated using MATLAB/Simulink for the BLTC connected to a five-level diode-clamped inverter. The switching frequency of the BLTC was 5 kHz. To examine the balancing of dc-link capacitor voltage, a five-level diode-clamped inverter with a high modulation index of 1.0 is connected to variations of the load power factor.

The results, including dc-link capacitor voltages, inductor current (I_{Ls}), inverter load voltages, and inverter load current, are shown in Fig. 9. The magnitude of the reference load voltage is 200 Vrms, the magnitude of the reference dc-link capacitor voltage is 82 V, and the RL load is 150 Ω and 28.7 mH. The frequency of the load voltage is 50 Hz, and the power factor of the load is 0.99. Fig. 9(a) shows the dc-link voltage of 82 V and the BLTC inductor current of 3.2 A. The dc-link voltages have been regulated with small errors, and the performance of the five-level inverter is shown in Fig. 9(b).

The performance of the system is examined for lower power factor and higher frequency. The inverter reference frequency is increased to 100 Hz, and the load power factor is reduced to 0.95 with the RL load of 54.7 Ω and 28.7 mH. The dc-link capacitor voltage, load output voltage, and load current are illustrated in Fig. 10.

To examine with more inductive load, the load resistance is decreased to 24 Ω . Therefore, the power factor has decreased to 0.8, and the dc-link capacitor voltage, load output voltage, and load current are presented in Fig. 11. It can be observed from




Fig. 10. Simulation results. Low inductive load (power factor (PF) = 0.95). (a) DC-link voltage and inductor current. (b) Inverter output phase voltage, line-line output voltage, and output line current.




Fig. 11. Simulation results. Highly inductive load (power factor (PF) = 0.8). (a) DC-link voltage and inductor current. (b) Inverter output phase voltage, line-line output voltage, and output line current.

TABLE I
PARAMETERS OF THE EXPERIMENTAL CIRCUIT IN FIG. 1

Power rating	P	1.1 kW
DC voltage source	Vs	90 V – 136 V
Inductance of TL boost chopper inductor	Ls	12mH
DC capacitor voltage	V _{C1} , V _{C2} , V _{C3} , V _{C4}	82 V
DC capacitor	C1, C2, C3, C4	2200 μF
Inductance of balancing circuit inductor	Lu, Ld	7 mH
Carrier frequency in five-level inverter		1.5 kHz
Carrier frequency in TL boost chopper		5 kHz
Carrier frequency in balancing circuit		5 kHz
Line-to-line rms output voltage		200 V
R Load		150 Ohm
L Load		28.7 mH
Five-level inverter modulation index		1.0




Fig. 12. Capacitor voltages V_{C1} , V_{C2} , V_{C3} , and V_{C4} when TLBC controller operated and both inner capacitor controller and outer capacitor controller operated.

Figs. 9–11 that the dc-link voltage balancing performs well at a high modulation index and various power factor conditions. The inverter performance also has not been affected by the power factor change.

V. EXPERIMENTAL RESULTS

For the verification of the simulation results, the laboratory experiment setup shown in Fig. 1 has been developed and tested. The controllers for the boost three-level converter and inverter have been developed on a Texas Instruments TMS320F28335 DSC. The parameters of the system are shown in Table I.

Fig. 12 presents the voltage waveforms measured at the capacitors C1, C2, C3, and C4. To examine the response of the system, initially, the TLBC controller is operated to regulate the inner capacitor voltage to the desired target value of 40 V, whereas the outer capacitor voltage controller is turned off. Then, the outer capacitor voltage controller is turned on, and the outer capacitor voltage is increased to 40 V. When all dc-link capacitors' voltages exceed 40 V, a new capacitor value V_{ref} of 60 V is set. It can be observed that the dc-link capacitor





Fig. 13. Experimental results. High power factor (0.99). (a) Inductor current (I_{LS}), load voltage (V_{aM} and V_{ab}), and load current (I_a). (b) Capacitor voltages V_{C1} , V_{C2} , V_{C3} , and V_{C4} at 82 V.

voltage controller operates satisfactorily when regulating all of the dc-link capacitors to the new reference value of 60 V.

To validate the performance of the system with a high modulation index regardless of changing the load power factor, three experiments have been conducted and evaluated. Fig. 13 shows the experiment results when the inverter is supplying a highly resistive load (power factor of 0.9). The frequency of the inverter reference is 50 Hz, and the RL load of the inverter is 150 Ω and 28.7 mH. It can be observed that the dc-link capacitor voltage regulates at 82 V with small errors and the five-level diode-clamped inverter operates satisfactorily.

To examine the performance of the system for higher frequency and lower power factor, the inverter reference frequency is increased to 100 Hz, and the resistor load is decreased to 54.7 Ω . Therefore, the load power factor decreases to 0.95. The TLBC inductor current, load voltage, and load current are illustrated in Fig. 14(a). DC-link voltages are shown in Fig. 14(b).

To examine a more inductive load, the resistive load is decreased to 20 Ω ; therefore, the power factor has decreased to 0.8. The TLBC inductor current, load voltage, and load current are illustrated in Fig. 15(a), and dc-link voltages are shown in Fig. 15(b).







Fig. 14. Experimental results. Low inductive load (power factor = 0.95). (a) Inductor current (I_{Ls}), load voltage (V_{aM} and V_{ab}), and load current (I_a). (b) Capacitor voltages V_{C1} , V_{C2} , V_{C3} , and V_{C4} at 82 V.

Fig. 15. Experimental results. High inductive load (power factor = 0.8). (a) Inductor current (I_{Ls}), load voltage (V_{aM} and V_{ab}), and load current (I_a). (b) Capacitor voltages V_{C1} , V_{C2} , V_{C3} , and V_{C4} at 82 V.

It can be seen from Figs. 13–15 that the dc-link capacitor balancing performance is not affected by the changing of the load power factor, even though the inverter has operated at a high modulation index.

VI. CONCLUSION

This paper has proposed a new configuration to balance the dc-link capacitor voltages of the five-level diode-clamped inverter. Connecting a TLBC at the input of the inverter regulates the two inner dc-link capacitors' voltage at the desired level with the changing of the converter dc source and, at the same time, provides voltage balancing. Balancing circuits are added to balance the voltage of the two outer capacitors.

Overall, the investigations show that the proposed converter operates well in various load power factor conditions. This configuration is suitable for the grid-connected PV system due to the unidirectional power transfer. In addition, only one set of PVAs is needed instead of four sets of independently controlled PVAs required to supply the inverter in the conventional system.

REFERENCES

- [1] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," *IEEE Trans. Ind. Appl.*, vol. IA-17, no. 5, pp. 518–523, Sep. 1981.
- [2] C. Hochgraf, R. Lasseter, D. Divan, and T. A. Lipo, "Comparison of multilevel inverters for static VAR compensation," in *Conf. Rec. IEEE IAS Annu. Meeting*, 1994, vol. 2, pp. 921–928.
- [3] M. Marchesoni and M. Mazzucchelli, "Multilevel converters for high power ac drives: A review," in *Proc. IEEE Int. Symp. Ind. Electron.*, 1993, pp. 38–43.
- [4] J. Rodriguez, S. Bernet, P. K. Steimer, and I. E. Lizama, "A survey on neutral-point-clamped inverters," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2219–2230, Jul. 2010.
- [5] B. A. Welchko, "A three-level MOSFET inverter for low-power drives," *IEEE Trans. Ind. Electron.*, vol. 51, no. 3, pp. 669–674, Jun. 2004.
- [6] A. Bendre, S. Krstic, J. Vander Meer, and G. Venkataramanan, "Comparative evaluation of modulation algorithms for neutral-point-clamped converters," *IEEE Trans. Ind. Appl.*, vol. 41, no. 2, pp. 634–643, Mar./Apr. 2005.
- [7] N. Hatti, Y. Kondo, and H. Akagi, "Five-level diode-clamped PWM converters connected back-to-back for motor drives," *IEEE Trans. Ind. Appl.*, vol. 44, no. 4, pp. 1268–1276, Jul./Aug. 2008.
- [8] N. Hatti, K. Hasegawa, and H. Akagi, "A 6.6-kV transformerless motor drive using a five-level diode-clamped PWM inverter for energy savings

- of pumps and blowers," *IEEE Trans. Power Electron.*, vol. 24, no. 3, pp. 796–803, Mar. 2009.
- [9] M. M. Renge and H. M. Suryawanshi, "Five-level diode clamped inverter to eliminate common mode voltage and reduce dv/dt in medium voltage rating induction motor drives," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1598–1607, Jul. 2008.
- [10] M. M. Renge and H. M. Suryawanshi, "Three-dimensional space-vector modulation to reduce common-mode voltage for multilevel inverter," *IEEE Trans. Ind. Electron.*, vol. 57, no. 7, pp. 2324–2331, Jul. 2010.
- [11] K. Hasegawa and H. Akagi, "Low-modulation-index operation of a five-level diode-clamped PWM inverter with a dc-voltage-balancing circuit for a motor drive," *IEEE Trans. Power Electron.*, vol. 27, no. 8, pp. 3495–3504, Aug. 2012.
- [12] K. Hasegawa and H. Akagi, "A new dc-voltage-balancing circuit including a single coupled inductor for a five-level diode-clamped PWM inverter," *IEEE Trans. Ind. Appl.*, vol. 47, no. 2, pp. 841–852, Mar./Apr. 2011.
- [13] H. A. Hotait, A. M. Massoud, S. J. Finney, and B. W. Williams, "Capacitor voltage balancing using redundant states of space vector modulation for five-level diode clamped inverters," *IET Power Electron.*, vol. 3, no. 2, pp. 292–313, Mar. 2010.
- [14] M. Saedifard, R. Iravani, and J. Pou, "Control and dc-capacitor voltage balancing of a space vector-modulated five-level STATCOM," *IET Power Electron.*, vol. 2, no. 3, pp. 203–215, May 2009.
- [15] S. Busquets-Monge, J. Rocabert, P. Rodriguez, S. Alepuz, and J. Bordonau, "Multilevel diode-clamped converter for photovoltaic generators with independent voltage control of each solar array," *IEEE Trans. Ind. Electron.*, vol. 55, no. 7, pp. 2713–2723, Jul. 2008.
- [16] E. Ozdemir, S. Ozdemir, and L. M. Tolbert, "Fundamental-frequency-modulated six-level diode-clamped multilevel inverter for three-phase stand-alone photovoltaic system," *IEEE Trans. Ind. Electron.*, vol. 56, no. 11, pp. 4407–4415, Nov. 2009.
- [17] A. A. Boora, A. Nami, F. Zare, A. Ghosh, and F. Blaabjerg, "Voltage-sharing converter to supply single-phase asymmetrical four-level diode-clamped inverter with high power factor loads," *IEEE Trans. Power Electron.*, vol. 25, no. 10, pp. 2507–2520, Oct. 2010.
- [18] M. Fracchia, T. Ghiara, M. Marchesoni, and M. Mazzucchelli, "Optimized modulation techniques for the generalized N-level converter," in *Proc. 23rd IEEE PESC*, 1992, vol. 2, pp. 1205–1213.
- [19] M. Saedifard, R. Iravani, and J. Pou, "Analysis and control of dc-capacitor-voltage-drift phenomenon of a passive front-end five-level converter," *IEEE Trans. Ind. Electron.*, vol. 54, no. 6, pp. 3255–3266, Dec. 2007.
- [20] M. Saedifard, R. Iravani, and P. Josep, "A space vector modulation strategy for a back-to-back five-level HVDC converter system," *IEEE Trans. Ind. Electron.*, vol. 56, no. 2, pp. 452–466, Feb. 2009.
- [21] P. Fang Zheng, L. Jih-Sheng, J. McKeever, and J. VanCoevering, "A multilevel voltage-source converter system with balanced dc voltages," in *Proc. 26th IEEE PESC*, 1995, vol. 2, pp. 1144–1150.
- [22] R. W. Menzies, P. Steimer, and J. K. Steinke, "Five-level GTO inverters for large induction motor drives," *IEEE Trans. Ind. Appl.*, vol. 30, no. 4, pp. 938–944, Jul./Aug. 1994.
- [23] K. Jung-Min, K. Bong-Hwan, and N. Kwang-Hee, "Three-phase photovoltaic system with three-level boosting MPPT control," *IEEE Trans. Power Electron.*, vol. 23, no. 5, pp. 2319–2327, Sep. 2008.
- [24] M. Malinowski, W. Kolomyjski, M. P. Kazmierkowski, and S. Stynski, "Control of variable-speed type wind turbines using direct power control space vector modulated 3-level PWM converter," in *Proc. IEEE Int. Conf. Ind. Technol.*, 2006, pp. 1516–1521.
- [25] M. Hengchun, D. Boroyevich, and F. C. Lee, "Multi-level 2-quadrant boost choppers for superconducting magnetic energy storage," in *Proc. Appl. Power Electron. Conf. Expo.*, 1996, vol. 2, pp. 876–882.
- [26] V. I. Meleshin, D. V. Zhiklenkov, and A. A. Ganshin, "Efficient three-level boost converter for various applications," in *Proc. Power Electron. Motion Control Conf.*, 2012, pp. DS1e.9-1–DS1e.9-8.
- [27] C. Newton, M. Sumner, and T. Alexander, "The investigation and development of a multi-level voltage source inverter," in *Proc. 6th Int. Conf. Power Electron. Variable Speed Drives*, 1996, pp. 317–321.
- [28] S. Alepuz, S. Busquets-Monge, J. Bordonau, J. Gago, D. Gonzalez, and J. Balcells, "Interfacing renewable energy sources to the utility grid using a three-level inverter," *IEEE Trans. Ind. Electron.*, vol. 53, no. 5, pp. 1504–1511, Oct. 2006.
- [29] S. A. Khajehoddin, A. Bakhshai, and P. K. Jain, "A simple voltage balancing scheme for m-level diode-clamped multilevel converters based on a generalized current flow model," *IEEE Trans. Power Electron.*, vol. 23, no. 5, pp. 2248–2259, Sep. 2008.
- [30] S. Busquets-Monge, S. Alepuz, J. Bordonau, and J. Peracaula, "Voltage balancing control of diode-clamped multilevel converters with passive front-ends," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1751–1758, Jul. 2008.
- [31] S. Busquets-Monge, J. Bordonau, and J. Rocabert, "A virtual-vector pulsewidth modulation for the four-level diode-clamped dc-ac converter," *IEEE Trans. Power Electron.*, vol. 23, no. 4, pp. 1964–1972, Jul. 2008.
- [32] S. Busquets-Monge, S. Alepuz, J. Rocabert, and J. Bordonau, "Pulsewidth modulations for the comprehensive capacitor voltage balance of n-level three-leg diode-clamped converters," *IEEE Trans. Power Electron.*, vol. 24, no. 5, pp. 1364–1375, May 2009.
- [33] A. Von Jouanne, D. Shaoan, and Z. Haoran, "A multilevel inverter approach providing dc-link balancing, ride-through enhancement, and common-mode voltage elimination," *IEEE Trans. Ind. Electron.*, vol. 49, no. 4, pp. 739–745, Aug. 2002.
- [34] A. Mäki and S. Valkealahti, "Power losses in long string and parallel-connected short strings of series-connected silicon-based photovoltaic modules due to partial shading conditions," *IEEE Trans. Energy Convers.*, vol. 27, no. 1, pp. 173–183, Mar. 2012.
- [35] M. Calais and V. G. Agelidis, "Multilevel converters for single-phase grid connected photovoltaic systems—An overview," in *Proc. IEEE Int. Symp. Ind. Electron.*, 1998, vol. 1, pp. 224–229.
- [36] K. Feel-Soon, P. Sung-Jun, C. Su Eog, U. K. Cheul, and T. Ise, "Multilevel PWM inverters suitable for the use of stand-alone photovoltaic power systems," *IEEE Trans. Energy Convers.*, vol. 20, no. 4, pp. 906–915, Dec. 2005.
- [37] O. Alonso, P. Sanchis, E. Gubia, and L. Marroyo, "Cascaded H-bridge multilevel converter for grid connected photovoltaic generators with independent maximum power point tracking of each solar array," in *Proc. 34th IEEE PESC*, 2003, vol. 2, pp. 731–735.
- [38] H. Ertl, J. W. Kolar, and F. C. Zach, "A novel multicell dc-ac converter for applications in renewable energy systems," *IEEE Trans. Ind. Electron.*, vol. 49, no. 5, pp. 1048–1057, Oct. 2002.
- [39] K. Amei, Y. Takayasu, T. Ohji, and M. Sakui, "A maximum power control of wind generator system using a permanent magnet synchronous generator and a boost chopper circuit," in *Proc. Power Convers. Conf.*, 2002, vol. 3, pp. 1447–1452.
- [40] M. Khazraei, H. Sepahvand, K. A. Corzine, and M. Ferdowsi, "Active capacitor voltage balancing in single-phase flying-capacitor multilevel power converters," *IEEE Trans. Ind. Electron.*, vol. 59, no. 2, pp. 769–778, Feb. 2012.
- [41] R. Stala, "A natural dc-link voltage balancing of diode-clamped inverters in parallel systems," *IEEE Trans. Ind. Electron.*, vol. 60, no. 11, pp. 5008–5018, Nov. 2013.



Rosmadi Abdullah (M'12) received the B.Eng. and M.Eng. degrees in electrical engineering from the Universiti Teknologi Malaysia, Johor Bahru, Malaysia, in 2002 and 2007, respectively. He is currently working toward the Ph.D. degree in electrical engineering at the UM Power Energy Dedicated Advanced Centre, University of Malaya, Kuala Lumpur, Malaysia.

His research interests are power system protection, power electronics, and embedded real-time control.

Mr. Abdullah is a member of The Institution of Engineers Malaysia and a Registered Professional Engineer with the Malaysian Board of Engineers.



Nasrudin Abd. Rahim (M'89–SM'08) received the B.Sc.(Hons.) and M.Sc. degrees from the University of Strathclyde, Glasgow, U.K., and the Ph.D. degree from Heriot-Watt University, Edinburgh, U.K., in 1995.

He is currently a Professor and also the Director of the University of Malaya Power Energy Dedicated Advanced Centre (UMPEDAC). His research interests include power electronics, real-time control systems, and electrical drives.

Prof. Rahim is a Fellow of the Institution of Engineering and Technology, U.K., and the Academy of Sciences Malaysia. He is also a Chartered Engineer in the U.K.



Siti Rohani Sheikh Raihan (M'06) was born in Kuala Lumpur, Malaysia, in 1976. She received the B.Eng. degree from the University of Malaya, Kuala Lumpur, Malaysia, the M.Eng. degree from the Hochschule Rosenheim University of Applied Sciences, Rosenheim, Germany, in 2003, and the Ph.D. degree in electrical engineering from the University of Malaya, in 2013.

She is currently a Lecturer with the Power Energy Dedicated Advanced Centre (UMPEDAC), University of Malaya. Her research interests include power electronics and embedded systems.



Abu Zaharin Ahmad (M'12) received the B.S. and M.S. degrees in electrical engineering from the University Technology MARA, Selangor, Malaysia, in 2001 and 2004, respectively, and the Ph.D. degree in electrical engineering from Chiba University, Chiba, Japan, in 2011.

He was an Electrical and Instruments Engineer with Perwaja Steel Plant, Kemaman, Malaysia, before joining the Universiti Malaysia Pahang, Pahang, Malaysia, as a Lecturer in 2005. He is currently a Senior Lecturer at the same university. His research interests are in the areas of power electronics and power system control, switching control, advanced control systems, smart grid applications, and energy harvesting.