Items where Author is "Ahmad Juzaili, Alias"
 | Up a level |
Group by: Item Type | No Grouping
Jump to: Undergraduates Project Papers
Number of items: 1.
Undergraduates Project Papers
Ahmad Juzaili, Alias (2008) An 16-bit fixed-point square root operation using VHDL. Faculty of Electrical & Electronic Engineering, Universiti Malaysia Pahang.