UMP Institutional Repository

Browse by Author All List

Up a level
Export as [feed] Atom [feed] RSS 1.0 [feed] RSS 2.0
Group by: Authors | Item Type | No Grouping
Number of items: 1.

Ahmad Juzaili, Alias (2008) An 16-bit fixed-point square root operation using VHDL. Faculty of Electrical & Electronic Engineering, Universiti Malaysia Pahang.

This list was generated on Sun Jul 21 02:25:20 2019 +08.