Optimization of Nanowires Ratio in Nano-scale SiNWT Based SRAM Cell

Naif, Yasir Hasyim and Alsibai, Mohammad Hayyan and Abdul Manap, Sulastri (2015) Optimization of Nanowires Ratio in Nano-scale SiNWT Based SRAM Cell. MATEC Web of Conferences, 27. pp. 1-5. ISSN 2261-236X. (Published)

[img] PDF
matecconf_iceim2015_01009.pdf - Published Version
Restricted to Registered users only
Available under License Creative Commons Attribution.

Download (801kB) | Request a copy


This paper represents the impact of nanowires ratio of silicon nanowire transistors on the characteristics of 6-transistors SRAM cell. This study is the first to demonstrate nanowires ratio optimization of Nano-scale SiNWT Based SRAM Cell. Noise margins and inflection voltage of transfer characteristics are used as limiting factors in this optimization. Results indicate that optimization depends on both nanowires ratio and digital voltage level (Vdd). And increasing of logic voltage level from 1V to 3V tends to decreasing in optimization ratio but with increasing in current and power. SRAM using nanowires transistors must use logic level (2V or 2.5V) to produce SRAM with lower dimensions and lower inflection currents and then with lower power consumption.

Item Type: Article
Additional Information: 4th International Conference on Engineering and Innovative Materials (ICEIM 2015) Article ID: 01009
Subjects: Not Available
Faculty/Division: Faculty of Engineering Technology
Depositing User: Dr. Yasir Hashim Naif
Date Deposited: 21 Dec 2015 00:21
Last Modified: 02 Feb 2018 07:15
URI: http://umpir.ump.edu.my/id/eprint/11600
Download Statistic: View Download Statistics

Actions (login required)

View Item View Item