UMP Institutional Repository

Optimization of Channel Length Nano-Scale Sinwt Based Sram Cell

Naif, Yasir Hashim and Alsibai, Mohammad Hayyan and Abdul Manap, Sulastri (2015) Optimization of Channel Length Nano-Scale Sinwt Based Sram Cell. In: MATEC Web of Conferences: International Conference On Advanced Science, Engineering And Technology (ICASET), 21-22 December 2015 , Penang, Malaysia. pp. 1-5. (01009).

ftech-2015-yasir-Optimization of Nanowires Ratio.pdf
Available under License Creative Commons Attribution.

Download (801kB) | Preview


This paper represents a channel length ratio optimization at a different high logic level voltage for 6-Silicon Nanowire Transistors (SiNWT) SRAM cell. This study is the first to demonstrate an optimized length ratio of nanowires with different Vdd of nano-scale SiNWT based SRAM cell. Noise margins (NM) and inflection voltage (Vinf) of transfer characteristics are used as limiting factors in this optimization. Results indicate that optimization depends on both length ratios of nanowires and logic voltage level (Vdd), and increasing of high logic voltage level of the SiNWT based SRAM cell tends to decrease in the optimized nanowires length ratio with decreasing in current and power.

Item Type: Conference or Workshop Item (Paper)
Uncontrolled Keywords: nanowires; SRAM Cell; Nano-scale SiNWT;
Subjects: Q Science > QC Physics
T Technology > TK Electrical engineering. Electronics Nuclear engineering
Faculty/Division: Faculty of Engineering Technology
Depositing User: Dr. Yasir Hashim Naif
Date Deposited: 21 Jan 2016 03:57
Last Modified: 23 Jan 2018 01:53
Download Statistic: View Download Statistics

Actions (login required)

View Item View Item