Design and implementation of advanced encryption standard using verilog HDL

Shamsiah, Suhaili and Fredrick, Rene Brooke and Zainah, Md. Zain and Norhuzaimin, Julai (2022) Design and implementation of advanced encryption standard using verilog HDL. In: Lecture Notes in Electrical Engineering; 12th National Technical Seminar on Unmanned System Technology, NUSYS 2020 , 24-25 November 2020 , Virtual, Online. pp. 483-498., 770. ISSN 1876-1100 ISBN 978-981162405-6

	Pdf Design and implementation of advanced encryption standard using verilog HDL.pdf Restricted to Repository staff only Download (1MB) | Request a copy
Preview	Pdf Design and implementation of advanced encryption standard using_ABS.pdf Download (274kB) | Preview

Abstract

Encryption plays an important role in data security against third-party attacks and it is significant to safeguard sensitive data and personal information for the community. Within this era of technology, privacy and confidentiality are the essential considerations to be addressed as a result of the exponential development of the Internet. One of the main concerns involving software implementation of encryption algorithm is the possibility of slower processing when transmitting and receiving data which consequently will encounter low security level during process of encryption for real-time application. The focus of this paper is to match with the existing cryptography algorithm, 128-bit Advanced Encryption Algorithm and improving the processing speed for the design with hardware implementation. Real-time application is essential for today’s modern world and Field Programmable Gate Array approach is applied for this purpose. The optimization approaches include loop release, pipeline architecture and Look-Up-Table (LUT) which allow for exact synchronization in order to meet applications’ requirements in real time. The design is coded using the Verilog HDL and the hardware design is analyzed and tested with Altera Cyclone II-V in Quartus II and ModelSim. Through comparative analysis with previous implementation, the maximum throughput for this design is 31.37 Gbit/s for the encryption process can operate at 244.89 MHz. The complete 128-bit AES encryption cycle requires only 41 clock cycles to get the encrypted data.

Item Type:	Conference or Workshop Item (Lecture)
Additional Information:	Indexed by Scopus
Uncontrolled Keywords:	AES; Encryption; FPGA; Loop unrolling; Verilog
Subjects:	T Technology > T Technology (General) T Technology > TA Engineering (General). Civil engineering (General) T Technology > TK Electrical engineering. Electronics Nuclear engineering
Faculty/Division:	Institute of Postgraduate Studies Faculty of Electrical and Electronic Engineering Technology
Depositing User:	Mr Muhamad Firdaus Janih@Jaini
Date Deposited:	28 Aug 2023 01:28
Last Modified:	28 Aug 2023 01:28
URI:	http://umpir.ump.edu.my/id/eprint/37557
Download Statistic:	View Download Statistics

Actions (login required)

View Item