Design and implementation of MD5 hash function algorithm using verilog HDL

Shamsiah, Suhaili and Niam, Cleopatra Chundang and Zainah, Md Zain and Norhuzaimin, Julai (2022) Design and implementation of MD5 hash function algorithm using verilog HDL. In: Lecture Notes in Electrical Engineering; 12th National Technical Seminar on Unmanned System Technology, NUSYS 2020 , 24-25 November 2020 , Virtual, Online. pp. 499-510., 770 (266059). ISSN 1876-1100 ISBN 978-981162405-6

	Pdf Design and Implementation of MD5 Hash Function Algorithm.pdf Restricted to Repository staff only Download (266kB) | Request a copy
Preview	Pdf Design and implementation of MD5 hash function algorithm using verilog HDL_ABS.pdf Download (48kB) | Preview

Abstract

Over the past 20 years, the demand of computers and the Internet has been increasing and people have paid a growing attention to information and network security. In result, various encryption algorithms coming into being. Cryptographic algorithm has become one of the most essential features of embedded system design. Hash functions are one of the cryptographies that can be used in both security design applications and protocol suites. A few distinct applications of hash algorithms are digital signatures, digital time stamping and the message integrity verification. Among hash algorithms, MD5 is the most used hash function algorithm. This paper proposed iterative looping architecture. The architecture includes MD5 padding block, data path, and a controller. A general concept and implementation of the MD5 hash function is described. The MD5 hash function modelling was done using Verilog, compiled with a few targeted virtual Altera Quartus devices, and simulated using ModelSim. Its performance in terms of frequency and throughput is compared with other MD5 implementations. The maximum frequency achieved is 111.45 MHz, and the throughput of iterative looping design was increased significantly to 864.58 Mbps using family device of Arria II GX. The improved performance of the implementation is the main goal of the design presented herein.

Item Type:	Conference or Workshop Item (Lecture)
Additional Information:	Indexed by Scopus
Uncontrolled Keywords:	Cryptography; Hash function; Iterative looping; MD5; Verilog
Subjects:	T Technology > T Technology (General) T Technology > TA Engineering (General). Civil engineering (General) T Technology > TK Electrical engineering. Electronics Nuclear engineering
Faculty/Division:	College of Engineering Faculty of Electrical and Electronic Engineering Technology
Depositing User:	Mr Muhamad Firdaus Janih@Jaini
Date Deposited:	21 Dec 2023 05:07
Last Modified:	21 Dec 2023 05:07
URI:	http://umpir.ump.edu.my/id/eprint/39713
Download Statistic:	View Download Statistics

Actions (login required)

View Item