Chess digital clock

Rosmira, Roslan (2008) Chess digital clock. Fakulti Kejuruteraan Elektrik & Elektronik, Universiti Malaysia Pahang.

[img]
Preview
Pdf
02.Chess digital clock.pdf - Accepted Version

Download (288kB) | Preview

Abstract

The purpose of my project is to design and implement of the Chess Digital Clock. The project employs ISE software (ISE Design Suite 10.1) and implementation on Field-Programmable Gate Arrays (FPGAs) Xilinx board. It is a new technique for testing the interconnects of an arbitrary design mapped into an FPGA. Field-Programmable Gate Arrays (FPGAs) have become one of the key digital circuit implementation media over the last decade. A crucial part of their creation lies in their architecture, which governs the nature of their programmable logic functionality and their programmable interconnect. The experimental result on various benchmarks using the ISE software is on its simulation. The software is designed using VHDL code. Digital circuit modeling with hardware description languages (HDLs) is the key to modern design of integrated circuits (ICs). The state-of-the-art technique of designing complex digital systems and integrated circuits is to apply an HDL-based CAD approach, in which a high-level, text-based, abstract description of the circuit is created, then synthesized to a hardware implementation in a selected technology, and finally verified for its functionality and timing.

Item Type: Undergraduates Project Papers
Additional Information: Project paper (Bachelor in Electrical Engineering (Electronics)) -- Universiti Malaysia Pahang - 2008, SV: NURUL HAZLINA BINTI NOORDIN, NO. CD: 3221
Uncontrolled Keywords: Digital electronics
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Faculty/Division: Faculty of Electrical & Electronic Engineering
Depositing User: Iswan Akim
Date Deposited: 15 Apr 2010 13:16
Last Modified: 18 Jul 2023 02:11
URI: http://umpir.ump.edu.my/id/eprint/499
Download Statistic: View Download Statistics

Actions (login required)

View Item View Item